aboutsummaryrefslogtreecommitdiff
path: root/src/drivers/intel/fsp1_1/verstage.c
blob: 608cdea726ff02f01dbf9493424cc6bc210979c5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
/*
 * This file is part of the coreboot project.
 *
 * Copyright 2015 Google Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc.
 */

#include <fsp/car.h>
#include <program_loading.h>

void *cache_as_ram_stage_main(FSP_INFO_HEADER *fih)
{
	run_romstage();
	/* Will actually never return. */
	return NULL;
}