blob: eb6ca6dfb31be94c749af13b737692ca9be40c8f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
/*
* This file is part of the coreboot project.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef _I2C_RX6110SA_H_
#define _I2C_RX6110SA_H_
/* The address of this RTC is fixed. */
#define RX6110SA_SLAVE_ADR 0x32
#define RX6110SA_I2C_CONTROLLER 0
/* Register layout */
#define SECOND_REG 0x10
#define MINUTE_REG 0x11
#define HOUR_REG 0x12
#define WEEK_REG 0x13
#define DAY_REG 0x14
#define MONTH_REG 0x15
#define YEAR_REG 0x16
#define RESERVED_BIT_REG 0x17
#define RTC_INIT_VALUE 0xA8
#define ALARM_MINUTE_REG 0x18
#define ALARM_HOUR_REG 0x19
#define ALARM_WEEKDAY_REG 0x1A
#define TMR_COUNTER_0_REG 0x1B
#define TMR_COUNTER_1_REG 0x1C
#define EXTENSION_REG 0x1D
#define TE_BIT (1 << 4)
#define FSEL_MASK 0xC0
#define TSEL_MASK 0x07
#define FLAG_REGISTER 0x1E
#define VLF_BIT (1 << 1)
#define CTRL_REG 0x1F
#define AIE_BIT (1 << 3)
#define TIE_BIT (1 << 4)
#define UIE_BIT (1 << 5)
#define STOP_BIT (1 << 6)
#define TEST_BIT (1 << 7)
#define TMR_MODE_MASK 0x03
#define TMR_MODE_NORM_BACKUP 0x00
#define TMR_MODE_NORM_ONLY 0x01
#define TMR_MODE_BACKUP_ONLY 0x03
#define DIGITAL_REG 0x30
#define BATTERY_BACKUP_REG 0x31
#define PMON_SAMPL_MASK 0x03
#define IRQ_CONTROL_REG 0x32
#define FOUT_OUTPUT_PIN_MASK 0x03
/* Define CLKOUT frequency divider values valid for parameter cof_selection */
#define COF_OFF 0x00
#define COF_1_HZ 0x01
#define COF_1024_HZ 0x02
#define COF_32768_HZ 0x03
/* Define valid clock rates for the internal timer */
#define TMR_CLK_4096_HZ 0x00
#define TMR_CLK_64_HZ 0x01
#define TMR_CLK_1_HZ 0x02
#define TMR_CLK_1_60_HZ 0x03
#define TMR_CLK_1_3600_HZ 0x04
/*
* Define possible power monitor sampling times. This value decides for how
* long the power supply is sampled every second to detect a power down
* condition.
*/
#define PMON_SAMPL_2_MS 0x00
#define PMON_SAMPL_16_MS 0x01
#define PMON_SAMPL_128_MS 0x02
#define PMON_SAMPL_256_MS 0x03
/* Define on which pin of the RTC the generated square wave will be driven. */
#define FOUT_IRQ2 0x00 /* IRQ2 pin used for Fout */
#define FOUT_IRQ1 0x01 /* IRQ1 pin used for Fout */
#define FOUT_DO_FOUT 0x02 /* DO/FOUT pin used for Fout */
#define AFTER_RESET_DELAY_MS 2 /* Delay after reset sequence */
#endif /* _I2C_RX6110SA_H_ */
|
