1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* Driver for Genesys Logic GL9763E */
#include <console/console.h>
#include <device/device.h>
#include <device/path.h>
#include <device/pci.h>
#include <device/pci_ops.h>
#include <device/pci_ids.h>
#include "gl9763e.h"
static void gl9763e_init(struct device *dev)
{
uint32_t ver;
printk(BIOS_INFO, "GL9763E: init\n");
pci_dev_init(dev);
/* Set VHS (Vendor Header Space) to be writable */
pci_update_config32(dev, VHS, ~VHS_REV_MASK, VHS_REV_W);
/* Set single AXI request */
pci_or_config32(dev, SCR, SCR_AXI_REQ);
/* Disable L0s support */
pci_and_config32(dev, CFG_REG_2, ~CFG_REG_2_L0S);
/* Set SSC to 30000 ppm */
pci_update_config32(dev, PLL_CTL_2, ~PLL_CTL_2_MAX_SSC_MASK, MAX_SSC_30000PPM);
/* Enable SSC */
pci_or_config32(dev, PLL_CTL, PLL_CTL_SSC);
/* Check chip version */
ver = pci_read_config32(dev, HW_VER_2);
if ((ver & HW_VER_MASK) == REVISION_03) {
/* Set clock source for RX path */
pci_update_config32(dev, SD_CLKRX_DLY, ~CLK_SRC_MASK, AFTER_OUTPUT_BUFF);
}
/* Modify DS delay */
pci_update_config32(dev, SD_CLKRX_DLY, ~HS400_RX_DELAY_MASK, HS400_RX_DELAY);
/* Disable Slow mode */
pci_and_config32(dev, EMMC_CTL, ~SLOW_MODE);
/* Set VHS to read-only */
pci_update_config32(dev, VHS, ~VHS_REV_MASK, VHS_REV_R);
}
static struct device_operations gl9763e_ops = {
.read_resources = pci_dev_read_resources,
.set_resources = pci_dev_set_resources,
.enable_resources = pci_dev_enable_resources,
.ops_pci = &pci_dev_ops_pci,
.init = gl9763e_init,
};
static const unsigned short pci_device_ids[] = {
PCI_DEVICE_ID_GLI_9763E,
0
};
static const struct pci_driver genesyslogic_gl9763e __pci_driver = {
.ops = &gl9763e_ops,
.vendor = PCI_VENDOR_ID_GLI,
.devices = pci_device_ids,
};
struct chip_operations drivers_generic_genesyslogic_ops = {
CHIP_NAME("Genesys Logic GL9763E")
};
|
