index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
device
/
dram
/
Makefile.inc
blob: 05f440b3b76391761b4ee7185d97aad0911aca92 (
plain
)
1
romstage-$(CONFIG_SPD_CACHE) += spd_cache.c ddr3.c
