blob: a792e714de8d6b6f51170e2f9bf06e4db5a0a93a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
/* This file is part of the coreboot project. */
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef __CPU_TI_AM335X_GPIO_H__
#define __CPU_TI_AM335X_GPIO_H__
#include <stdint.h>
enum {
AM335X_GPIO_BITS_PER_BANK = 32
};
struct am335x_gpio_regs {
uint32_t revision; // 0x0
uint8_t _rsv0[0xc]; // 0x4-0xf
uint32_t sysconfig; // 0x10
uint8_t _rsv1[0xc]; // 0x14-0x1f
uint32_t eoi; // 0x20
uint32_t irqstatus_raw_0; // 0x24
uint32_t irqstatus_raw_1; // 0x28
uint32_t irqstatus_0; // 0x2c
uint32_t irqstatus_1; // 0x30
uint32_t irqstatus_set_0; // 0x34
uint32_t irqstatus_set_1; // 0x38
uint32_t irqstatus_clr_0; // 0x3c
uint32_t irqstatus_clk_1; // 0x40
uint32_t irqwaken_0; // 0x44
uint32_t irqwaken_1; // 0x48
uint8_t _rsv2[0xc8]; // 0x4c-0x113
uint32_t sysstatus; // 0x114
uint8_t _rsv3[0x18]; // 0x118-0x12f
uint32_t ctrl; // 0x130
uint32_t oe; // 0x134
uint32_t datain; // 0x138
uint32_t dataout; // 0x13c
uint32_t leveldetect0; // 0x140
uint32_t leveldetect1; // 0x144
uint32_t risingdetect; // 0x148
uint32_t fallingdetect; // 0x14c
uint32_t debouncenable; // 0x150
uint32_t debouncingtime; // 0x154
uint8_t _rsv4[0x38]; // 0x158-0x18f
uint32_t cleardataout; // 0x190
uint32_t setdataout; // 0x194
} __packed;
static struct am335x_gpio_regs * const am335x_gpio_banks[] = {
(void *)0x44e07000, (void *)0x4804c000,
(void *)0x481ac000, (void *)0x481ae000
};
void am335x_disable_gpio_irqs(void);
int gpio_direction_input(unsigned int gpio);
int gpio_direction_output(unsigned int gpio, int value);
int gpio_get_value(unsigned int gpio);
int gpio_set_value(unsigned int gpio, int value);
#endif /* __CPU_TI_AM335X_CLOCK_H__ */
|
