blob: f73949532518c2a83ee15018239c844bc18d92b6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
##
## CPU initialization
##
uses _RAMBASE
uses USE_DCACHE_RAM
uses DCACHE_RAM_BASE
uses DCACHE_RAM_SIZE
##
## PPC4XX always uses cache ram for initial setup
##
default USE_DCACHE_RAM=1
## Set dcache ram above coreboot image
default DCACHE_RAM_BASE=_RAMBASE+0x100000
## Dcache size is 16Kb
default DCACHE_RAM_SIZE=16384
initinclude "FAMILY_INIT" cpu/ppc/ppc4xx/ppc4xx.inc
initobject cache.S
initobject sdram.c
initobject clock.c
config chip.h
object clock.o
object cache.S
object pci_domain.o
driver pci_bridge.o
dir /cpu/simple_init
|
