blob: 38739babe659c0d82ec9afaadf7732b6d80dc9bc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
/* microcode.c: Microcode update for PIII and later CPUS
*/
#include <stdint.h>
#include <console/console.h>
#include <cpu/cpu.h>
#include <cpu/x86/msr.h>
#include <cpu/intel/microcode.h>
struct microcode {
uint32_t hdrver;
uint32_t rev;
uint32_t date;
uint32_t sig;
uint32_t cksum;
uint32_t ldrver;
uint32_t pf;
uint32_t data_size;
uint32_t total_size;
uint32_t reserved[3];
uint32_t bits[1012];
};
static inline uint32_t read_microcode_rev(void)
{
/* Some Intel Cpus can be very finicky about the
* cpuid sequence used. So this is implemented in
* assembly so that it works reliably.
*/
msr_t msr;
__asm__ volatile (
"wrmsr\n\t"
"xorl %%eax, %%eax\n\t"
"xorl %%edx, %%edx\n\t"
"movl $0x8b, %%ecx\n\t"
"wrmsr\n\t"
"movl $0x01, %%eax\n\t"
"cpuid\n\t"
"movl $0x08b, %%ecx\n\t"
"rdmsr \n\t"
: /* outputs */
"=a" (msr.lo), "=d" (msr.hi)
: /* inputs */
: /* trashed */
"ecx"
);
return msr.hi;
}
void intel_update_microcode(void *microcode_updates)
{
unsigned int eax;
unsigned int pf, rev, sig;
unsigned int x86_model, x86_family;
struct microcode *m;
char *c;
msr_t msr;
/* cpuid sets msr 0x8B iff a microcode update has been loaded. */
msr.lo = 0;
msr.hi = 0;
wrmsr(0x8B, msr);
eax = cpuid_eax(1);
msr = rdmsr(0x8B);
rev = msr.hi;
x86_model = (eax >>4) & 0x0f;
x86_family = (eax >>8) & 0x0f;
sig = eax;
pf = 0;
if ((x86_model >= 5)||(x86_family>6)) {
msr = rdmsr(0x17);
pf = 1 << ((msr.hi >> 18) & 7);
}
print_debug("microcode_info: sig = 0x");
print_debug_hex32(sig);
print_debug(" pf=0x");
print_debug_hex32(pf);
print_debug(" rev = 0x");
print_debug_hex32(rev);
print_debug("\r\n");
m = microcode_updates;
for(c = microcode_updates; m->hdrver; m = (struct microcode *)c) {
if ((m->sig == sig) && (m->pf & pf)) {
unsigned int new_rev;
msr.lo = (unsigned long)(&m->bits) & 0xffffffff;
msr.hi = 0;
wrmsr(0x79, msr);
/* Read back the new microcode version */
new_rev = read_microcode_rev();
print_debug("microcode updated to revision: ");
print_debug_hex32(new_rev);
print_debug(" from revision ");
print_debug_hex32(rev);
print_debug("\r\n");
break;
}
if (m->total_size) {
c += m->total_size;
} else {
c += 2048;
}
}
}
|
