summaryrefslogtreecommitdiff
path: root/src/boot/hardwaremain.c
blob: 099ab3ae78ceb86d485fed87e0dd7e0ce674b85a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
/*
This software and ancillary information (herein called SOFTWARE )
called LinuxBIOS          is made available under the terms described
here.  The SOFTWARE has been approved for release with associated
LA-CC Number 00-34   .  Unless otherwise indicated, this SOFTWARE has
been authored by an employee or employees of the University of
California, operator of the Los Alamos National Laboratory under
Contract No. W-7405-ENG-36 with the U.S. Department of Energy.  The
U.S. Government has rights to use, reproduce, and distribute this
SOFTWARE.  The public may copy, distribute, prepare derivative works
and publicly display this SOFTWARE without charge, provided that this
Notice and any statement of authorship are reproduced on all copies.
Neither the Government nor the University makes any warranty, express
or implied, or assumes any liability or responsibility for the use of
this SOFTWARE.  If SOFTWARE is modified to produce derivative works,
such modified SOFTWARE should be clearly marked, so as not to confuse
it with the version available from LANL.
 */
/* Copyright 2000, Ron Minnich, Advanced Computing Lab, LANL
 * rminnich@lanl.gov
 */


/*
 * C Bootstrap code for the coreboot
 */

#include <console/console.h>
#include <version.h>
#include <device/device.h>
#include <device/pci.h>
#include <delay.h>
#include <stdlib.h>
#include <reset.h>
#include <boot/tables.h>
#include <boot/elf.h>
#include <cbfs.h>
#include <lib.h>
#if CONFIG_HAVE_ACPI_RESUME
#include <arch/acpi.h>
#endif
#if CONFIG_WRITE_HIGH_TABLES
#include <cbmem.h>
#endif
#include <timestamp.h>

/**
 * @brief Main function of the RAM part of coreboot.
 *
 * Coreboot is divided into Pre-RAM part and RAM part.
 *
 * Device Enumeration:
 *	In the dev_enumerate() phase,
 */

void hardwaremain(int boot_complete);

void hardwaremain(int boot_complete)
{
	struct lb_memory *lb_mem;
#if CONFIG_COLLECT_TIMESTAMPS
	tsc_t timestamps[6];
	timestamps[0] = rdtsc();
#endif
	post_code(POST_ENTRY_RAMSTAGE);

	/* console_init() MUST PRECEDE ALL printk()! */
	console_init();

	post_code(POST_CONSOLE_READY);

	printk(BIOS_NOTICE, "coreboot-%s%s %s %s...\n",
		      coreboot_version, coreboot_extra_version, coreboot_build,
		      (boot_complete)?"rebooting":"booting");

	post_code(POST_CONSOLE_BOOT_MSG);

	/* If we have already booted attempt a hard reboot */
	if (boot_complete) {
		hard_reset();
	}

	/* FIXME: Is there a better way to handle this? */
	init_timer();

#if CONFIG_COLLECT_TIMESTAMPS
	timestamps[1] = rdtsc();
#endif
	/* Find the devices we don't have hard coded knowledge about. */
	dev_enumerate();
	post_code(POST_DEVICE_ENUMERATION_COMPLETE);

#if CONFIG_COLLECT_TIMESTAMPS
	timestamps[2] = rdtsc();
#endif
	/* Now compute and assign the bus resources. */
	dev_configure();
	post_code(POST_DEVICE_CONFIGURATION_COMPLETE);

#if CONFIG_COLLECT_TIMESTAMPS
	timestamps[3] = rdtsc();
#endif
	/* Now actually enable devices on the bus */
	dev_enable();

#if CONFIG_COLLECT_TIMESTAMPS
	timestamps[4] = rdtsc();
#endif
	/* And of course initialize devices on the bus */
	dev_initialize();
	post_code(POST_DEVICES_ENABLED);

#if CONFIG_COLLECT_TIMESTAMPS
	timestamps[5] = rdtsc();
#endif

#if CONFIG_WRITE_HIGH_TABLES
	cbmem_initialize();
#if CONFIG_CONSOLE_CBMEM
	cbmemc_reinit();
#endif
#endif
#if CONFIG_HAVE_ACPI_RESUME
	suspend_resume();
	post_code(0x8a);
#endif

	timestamp_add(TS_START_RAMSTAGE, timestamps[0]);
	timestamp_add(TS_DEVICE_ENUMERATE, timestamps[1]);
	timestamp_add(TS_DEVICE_CONFIGURE, timestamps[2]);
	timestamp_add(TS_DEVICE_ENABLE, timestamps[3]);
	timestamp_add(TS_DEVICE_INITIALIZE, timestamps[4]);
	timestamp_add(TS_DEVICE_DONE, timestamps[5]);
	timestamp_add_now(TS_CBMEM_POST);

#if CONFIG_WRITE_HIGH_TABLES
	if (cbmem_post_handling)
		cbmem_post_handling();
#endif

	timestamp_add_now(TS_WRITE_TABLES);

	/* Now that we have collected all of our information
	 * write our configuration tables.
	 */
	lb_mem = write_tables();

	timestamp_add_now(TS_LOAD_PAYLOAD);

	void *payload;
	payload = cbfs_load_payload(lb_mem, CONFIG_CBFS_PREFIX "/payload");
	if (! payload)
		die("Could not find a payload\n");

	printk(BIOS_DEBUG, "Got a payload\n");
	/* Before we go off to run the payload, see if
	 * we stayed within our bounds.
	 */
	checkstack(&_estack, 0);

	selfboot(lb_mem, payload);
	printk(BIOS_EMERG, "Boot failed");
}