aboutsummaryrefslogtreecommitdiff
path: root/src/arch/x86/include/arch/intel-family.h
blob: 43eb0e6b347e7704446fcc37400127c4af0bc634 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
/*
 * This file is part of the coreboot project.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef ARCH_INTEL_FAMILY_H
#define ARCH_INTEL_FAMILY_H

#define CPU_MODEL_INTEL_CORE_YONAH	0x0E

#define CPU_MODEL_INTEL_CORE2_MEROM	0x0F
#define CPU_MODEL_INTEL_CORE2_MEROM_L	0x16
#define CPU_MODEL_INTEL_CORE2_PENRYN	0x17
#define CPU_MODEL_INTEL_CORE2_DUNNINGTON	0x1D

#define CPU_MODEL_INTEL_NEHALEM		0x1E
/* Auburndale / Havendale */
#define CPU_MODEL_INTEL_NEHALEM_G		0x1F
#define CPU_MODEL_INTEL_NEHALEM_EP	0x1A
#define CPU_MODEL_INTEL_NEHALEM_EX	0x2E

#define CPU_MODEL_INTEL_WESTMERE		0x25
#define CPU_MODEL_INTEL_WESTMERE_EP	0x2C
#define CPU_MODEL_INTEL_WESTMERE_EX	0x2F

#define CPU_MODEL_INTEL_SANDYBRIDGE	0x2A
#define CPU_MODEL_INTEL_SANDYBRIDGE_X	0x2D
#define CPU_MODEL_INTEL_IVYBRIDGE		0x3A
#define CPU_MODEL_INTEL_IVYBRIDGE_X	0x3E

#define CPU_MODEL_INTEL_HASWELL_CORE	0x3C
#define CPU_MODEL_INTEL_HASWELL_X		0x3F
#define CPU_MODEL_INTEL_HASWELL_ULT	0x45
#define CPU_MODEL_INTEL_HASWELL_GT3E	0x46

#define CPU_MODEL_INTEL_BROADWELL_CORE	0x3D
#define CPU_MODEL_INTEL_BROADWELL_GT3E	0x47
#define CPU_MODEL_INTEL_BROADWELL_X	0x4F
#define CPU_MODEL_INTEL_BROADWELL_XEON_D	0x56

#define CPU_MODEL_INTEL_SKYLAKE_MOBILE	0x4E
#define CPU_MODEL_INTEL_SKYLAKE_DESKTOP	0x5E
#define CPU_MODEL_INTEL_SKYLAKE_X		0x55
#define CPU_MODEL_INTEL_KABYLAKE_MOBILE	0x8E
#define CPU_MODEL_INTEL_KABYLAKE_DESKTOP	0x9E
#define CPU_MODEL_INTEL_CANNONLAKE_MOBILE	0x66
#define CPU_MODEL_INTEL_ICELAKE_MOBILE	0x7E

/* "Small Core" Processors (Atom) */

#define CPU_MODEL_INTEL_ATOM_PINEVIEW	0x1C
#define CPU_MODEL_INTEL_ATOM_LINCROFT	0x26
#define CPU_MODEL_INTEL_ATOM_PENWELL	0x27
#define CPU_MODEL_INTEL_ATOM_CLOVERVIEW	0x35
#define CPU_MODEL_INTEL_ATOM_CEDARVIEW	0x36
/* BayTrail/BYT / Valleyview */
#define CPU_MODEL_INTEL_ATOM_SILVERMONT1	0x37
/* Avaton/Rangely */
#define CPU_MODEL_INTEL_ATOM_SILVERMONT2	0x4D
/* CherryTrail / Braswell */
#define CPU_MODEL_INTEL_ATOM_AIRMONT	0x4C
/* Tangier */
#define CPU_MODEL_INTEL_ATOM_MERRIFIELD	0x4A
/* Anniedale */
#define CPU_MODEL_INTEL_ATOM_MOOREFIELD	0x5A
#define CPU_MODEL_INTEL_ATOM_GOLDMONT	0x5C
/* Goldmont Microserver */
#define CPU_MODEL_INTEL_ATOM_DENVERTON	0x5F
#define CPU_MODEL_INTEL_ATOM_GEMINI_LAKE	0x7A

/* Xeon Phi */

/* Knights Landing */
#define CPU_MODEL_INTEL_XEON_PHI_KNL	0x57
/* Knights Mill */
#define CPU_MODEL_INTEL_XEON_PHI_KNM	0x85

#endif /* ARCH_INTEL_FAMILY_H */