blob: 2513c50030b7d3a4aff4881aaa5cb7ae65ff2aa4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
config ARCH_RISCV
bool
default n
config ARCH_RISCV_COMPRESSED
bool
default n
help
Enable this option if your RISC-V processor supports compressed
instructions (RVC). Currently, this enables RVC for all stages.
config ARCH_BOOTBLOCK_RISCV
bool
default n
select ARCH_RISCV
select C_ENVIRONMENT_BOOTBLOCK
config ARCH_VERSTAGE_RISCV
bool
default n
config ARCH_ROMSTAGE_RISCV
bool
default n
config ARCH_RAMSTAGE_RISCV
bool
default n
|
