blob: f92911d6b7001307b5d3e1a86527e1e8c42ebe08 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
menu "Architecture (armv7)"
config SPL_BUILD
bool "Build second-phase bootloader (SPL)"
default y
config EABI_COMPAT
bool "Toolchain is EABI compatible"
default n
# Maximum reboot count
# TODO: Improve description.
config MAX_REBOOT_CNT
int
default 3
choice
prompt "Bootblock behaviour"
default ARM_BOOTBLOCK_SIMPLE
config ARM_BOOTBLOCK_SIMPLE
bool "Always load fallback"
config ARM_BOOTBLOCK_NORMAL
bool "Switch to normal if non-volatile memory says so"
endchoice
config BOOTBLOCK_SOURCE
string
default "bootblock_simple.c" if ARM_BOOTBLOCK_SIMPLE
default "bootblock_normal.c" if ARM_BOOTBLOCK_NORMAL
config UPDATE_IMAGE
bool "Update existing coreboot.rom image"
default n
depends on TINY_BOOTBLOCK
help
If this option is enabled, no new coreboot.rom file
is created. Instead it is expected that there already
is a suitable file for further processing.
The bootblock will not be modified.
config BOOTBLOCK_SOC_INIT
string
# FIXME: Should cache policy be set on a per-CPU basis?
# FIXME(dhendrix): Stefan sayz to make a smart decision and not prompt the user.
config ARM_DCACHE_POLICY_WRITEBACK
bool y
config ARM_DCACHE_POLICY_WRITETHROUGH
bool n
endmenu
|
