blob: e2aa4e5fb3b924962e41a31e7da6374a036b66a8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
/*
* This file is part of the coreboot project.
*
* Copyright 2014 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include <arch/cache.h>
#include <arch/cpu.h>
#include <arch/exception.h>
#include <arch/mmu.h>
#include <arch/stages.h>
#include "cpu-internal.h"
/*
* This variable holds entry point for CPUs starting up. Before the other
* CPUs are brought up this value will change to provide the secondary
* code path.
*/
void (*c_entry)(void) = &arm64_init;
void __attribute__((weak)) arm64_soc_init(void)
{
/* Default weak implementation does nothing. */
}
void __attribute__((weak)) soc_secondary_cpu_init(void)
{
/* Default weak implementation does nothing. */
}
static void seed_stack(void)
{
char *stack_begin;
uint64_t *slot;
int i;
int size;
stack_begin = cpu_get_stack(smp_processor_id());
stack_begin -= CONFIG_STACK_SIZE;
slot = (void *)stack_begin;
/* Pad out 256 bytes for current usage. */
size = CONFIG_STACK_SIZE - 256;
size /= sizeof(*slot);
for (i = 0; i < size; i++)
*slot++ = 0xdeadbeefdeadbeefULL;
}
void arm64_init(void)
{
seed_stack();
arm64_soc_init();
main();
}
static void secondary_cpu_start(void)
{
mmu_enable();
exception_hwinit();
soc_secondary_cpu_init();
/*
* TODO(adurbin): need a proper place to park the CPUs. Currently
* assuming SoC code does the appropriate thing.
*/
while (1);
}
extern void arm64_cpu_startup(void);
void *prepare_secondary_cpu_startup(void)
{
c_entry = &secondary_cpu_start;
dcache_clean_invalidate_by_mva(c_entry, sizeof(c_entry));
return &arm64_cpu_startup;
}
|
