blob: 040ac32fa2b28e8538a2608c1ea4ae1d633c1f89 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2014 Rockchip Electronics
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include <arch/io.h>
#include <libpayload.h>
#include <stdint.h>
struct rk_timer {
u32 timer_load_count0;
u32 timer_load_count1;
u32 timer_curr_value0;
u32 timer_curr_value1;
u32 timer_ctrl_reg;
u32 timer_int_status;
};
uint64_t timer_hz(void)
{
return 24000000;
}
uint64_t timer_raw_value(void)
{
uint64_t upper;
uint64_t lower;
struct rk_timer *rk_timer;
rk_timer = (struct rk_timer *) CONFIG_LP_TIMER_RK_ADDRESS;
lower = (uint64_t) rk_timer->timer_curr_value0;
upper = (uint64_t) rk_timer->timer_curr_value1;
return (upper << 32) | lower;
}
|
