1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
|
/*
* This file is part of the coreinfo project.
*
* It is derived from the x86info project, which is GPLv2-licensed.
*
* Copyright (C) 2001-2007 Dave Jones <davej@codemonkey.org.uk>
* Copyright (C) 2008 Advanced Micro Devices, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*/
#include "coreinfo.h"
#include <arch/rdtsc.h>
#define VENDOR_INTEL 0x756e6547
#define VENDOR_AMD 0x68747541
#define VENDOR_CYRIX 0x69727943
#define VENDOR_IDT 0x746e6543
#define VENDOR_GEODE 0x646f6547
#define VENDOR_RISE 0x52697365
#define VENDOR_RISE2 0x65736952
#define VENDOR_SIS 0x20536953
/* CPUID 0x00000001 EDX flags */
const char *generic_cap_flags[] = {
"fpu", "vme", "de", "pse", "tsc", "msr", "pae", "mce",
"cx8", "apic", NULL, "sep", "mtrr", "pge", "mca", "cmov",
"pat", "pse36", "psn", "clflsh", NULL, "ds", "acpi", "mmx",
"fxsr", "sse", "sse2", "ss", "ht", "tm", NULL, "pbe"
};
/* CPUID 0x00000001 ECX flags */
const char *intel_cap_generic_ecx_flags[] = {
"sse3", NULL, NULL, "monitor", "ds-cpl", "vmx", NULL, "est",
"tm2", "ssse3", "cntx-id", NULL, NULL, "cx16", "xTPR", NULL,
NULL, NULL, "dca", NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL
};
/* CPUID 0x80000001 EDX flags */
const char *intel_cap_extended_edx_flags[] = {
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, "SYSCALL", NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, "xd", NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, "em64t", NULL, NULL,
};
/* CPUID 0x80000001 ECX flags */
const char *intel_cap_extended_ecx_flags[] = {
"lahf_lm", NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
};
const char *amd_cap_generic_ecx_flags[] = {
"sse3", NULL, NULL, "mwait", NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, "cmpxchg16b", NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, "popcnt",
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL
};
const char *amd_cap_extended_edx_flags[] = {
"fpu", "vme", "de", "pse", "tsc", "msr", "pae", "mce",
"cx8", "apic", NULL, "sep", "mtrr", "pge", "mca", "cmov",
"pat", "pse36", NULL, "mp", "nx", NULL, "mmxext", "mmx",
"fxsr", "ffxsr", "page1gb", "rdtscp",
NULL, "lm", "3dnowext", "3dnow"
}; /* "mp" defined for CPUs prior to AMD family 0xf */
const char *amd_cap_extended_ecx_flags[] = {
"lahf/sahf", "CmpLegacy", "svm", "ExtApicSpace",
"LockMovCr0", "abm", "sse4a", "misalignsse",
"3dnowPref", "osvw", "ibs", NULL, "skinit", "wdt", NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL
};
static unsigned long vendor;
static unsigned int cpu_khz;
void decode_flags(WINDOW *win, unsigned long reg, const char **flags, int *row)
{
int index = 0;
int i;
int lrow = *row;
wmove(win, lrow, 2);
for(i = 0; i < 32; i++) {
if (flags[i] == NULL)
continue;
if (reg & (1 << i))
wprintw(win, "%s ", flags[i]);
if (i && (i % 16) == 0) {
lrow++;
wmove(win, lrow, 2);
}
}
*row = lrow;
}
static void get_features(WINDOW *win, int *row)
{
unsigned long eax, ebx, ecx, edx;
int index = 0;
int lrow = *row;
wmove(win, lrow++, 1);
wprintw(win, "Features: ");
docpuid(0x00000001, &eax, &ebx, &ecx, &edx);
decode_flags(win, edx, generic_cap_flags, &lrow);
lrow++;
switch(vendor) {
case VENDOR_AMD:
wmove(win, lrow++, 1);
wprintw(win, "AMD Extended Flags: ");
decode_flags(win, ecx, amd_cap_generic_ecx_flags, &lrow);
docpuid(0x80000001, &eax, &ebx, &ecx, &edx);
decode_flags(win, edx, amd_cap_extended_edx_flags, &lrow);
decode_flags(win, ecx, amd_cap_extended_ecx_flags, &lrow);
break;
case VENDOR_INTEL:
wmove(win, lrow++, 1);
wprintw(win, "Intel Extended Flags: ");
decode_flags(win, ecx, intel_cap_generic_ecx_flags, &lrow);
docpuid(0x80000001, &eax, &ebx, &ecx, &edx);
decode_flags(win, edx, intel_cap_extended_edx_flags, &lrow);
decode_flags(win, ecx, intel_cap_extended_ecx_flags, &lrow);
break;
}
*row = lrow;
}
static void do_name(WINDOW *win, int row)
{
char str[80];
unsigned long eax, ebx, ecx, edx;
int i, t;
char name[49], *p;
p = name;
for(i = 0x80000002; i <= 0x80000004; i++) {
docpuid(i, &eax, &ebx, &ecx, &edx);
if (eax == 0)
break;
for(t = 0; t < 4; t++)
*p++ = eax >> (8 * t);
for(t = 0; t < 4; t++)
*p++ = ebx >> (8 * t);
for(t = 0; t < 4; t++)
*p++ = ecx >> (8 * t);
for(t = 0; t < 4; t++)
*p++ = edx >> (8 * t);
}
mvwprintw(win, row,1, "Processor: %s", name);
}
int cpuinfo_module_redraw(WINDOW *win)
{
unsigned long eax, ebx, ecx, edx;
unsigned int brand;
char str[80];
char *vstr;
int row = 2;
print_module_title(win, "CPU Information");
docpuid(0, NULL, &vendor, NULL, NULL);
switch(vendor) {
case VENDOR_INTEL:
vstr = "Intel";
break;
case VENDOR_AMD:
vstr = "AMD";
break;
case VENDOR_CYRIX:
vstr = "Cyrix";
break;
case VENDOR_IDT:
vstr = "IDT";
break;
case VENDOR_GEODE:
vstr = "NatSemi Geode";
break;
case VENDOR_RISE:
case VENDOR_RISE2:
vstr = "RISE";
break;
case VENDOR_SIS:
vstr = "SiS";
}
mvwprintw(win, row++, 1, "Vendor: %s", vstr);
do_name(win, row++);
docpuid(0x00000001, &eax, &ebx, &ecx, &edx);
mvwprintw(win, row++, 1, "Family: %X",(eax >> 8) & 0x0f);
mvwprintw(win, row++, 1, "Model: %X",
((eax >> 4) & 0xf) | ((eax >> 16) & 0xf) << 4);
mvwprintw(win, row++, 1, "Stepping: %X", eax & 0xf);
if (vendor == VENDOR_AMD) {
docpuid(0x80000001, &eax, &ebx, &ecx, &edx);
brand = ((ebx >> 9) & 0x1F);
mvwprintw(win, row++, 1,"Brand: %X", brand);
}
if (cpu_khz != 0) {
mvwprintw(win, row++, 1, "CPU Speed: %d Mhz",
cpu_khz / 1000);
}
else {
mvwprintw(win, row++, 1, "CPU Speed: Error");
}
row++;
get_features(win, &row);
}
unsigned int getticks(void)
{
unsigned long long start, end;
/* Read the number of ticks during the period */
start = rdtsc();
mdelay(100);
end = rdtsc();
return (unsigned int) ((end - start) / 100);
}
int cpuinfo_module_init(void)
{
cpu_khz = getticks();
}
struct coreinfo_module cpuinfo_module = {
.name = "CPU Info",
.init = cpuinfo_module_init,
.redraw = cpuinfo_module_redraw,
.handle = NULL,
};
|
