summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2015-03-15mainboard/asus/kfsn4-dre: Use Fallback boot image by defaultTimothy Pearson
2015-03-15mainboard/asus/kfsn4-dre: Change default debug level to SpewTimothy Pearson
2015-03-15northbridge/amd/amdht/h3finit.c: Fix boot failureTimothy Pearson
2015-03-14OxPCIe952: Fix read8/write8 argumentKyösti Mälkki
2015-03-13Use a common boardid.h instead of per board copiesVadim Bendebury
2015-03-13northbridge/amd/amdht: Allow mainboards to set HT frequency limitTimothy Pearson
2015-03-13siemens/mc_tcu3: Fix build and ACPI IRQ bridge entryKyösti Mälkki
2015-03-13nyan: Remove broken setup_display() from romstageJulius Werner
2015-03-13northbridge/intel/nehalem: don't set FERR_CAPABILITY on BSPAlexander Couzens
2015-03-13cpu/intel/2065x: add define for MSR IA32_FERR_CAPABILITYAlexander Couzens
2015-03-13coreboot t132: Remove empty function cpu0_config_and_resetFurquan Shaikh
2015-03-13coreboot t132: Stop running AVP at the end of romstageFurquan Shaikh
2015-03-13coreboot arm64: Add int constants to stdint.hFurquan Shaikh
2015-03-13tegra132: fix Rx FIFO underruns with slower SPI clockAaron Durbin
2015-03-13tegra132: Add Trust Zone register accessAaron Durbin
2015-03-13t132: Add mmu supportFurquan Shaikh
2015-03-13armv8: Add mmu supportFurquan Shaikh
2015-03-13ryu: Add TPS65913 regs/init for VDD_CPU 1.0VTom Warren
2015-03-13tegra132: Add code to setup chip operations and mem resources.Tom Warren
2015-03-13ryu: Add support for full LPDDR3 SDRAM BCT init via BootROMTom Warren
2015-03-13armv8: correct dcache line size calculationAaron Durbin
2015-03-13tegra132: split memory range querying to above/below 4GiBAaron Durbin
2015-03-12storm: allow to override CBFS_SIZE configuration settingVadim Bendebury
2015-03-12t132: handle optional Trust Zone region correctlyAaron Durbin
2015-03-12intel/fsp_baytrail: Add PCI Root Port IRQ RoutingMartin Roth
2015-03-11x86 SMM: Replace weak prototypes with weak function stubKyösti Mälkki
2015-03-10lenovo: fix smi gpe + wakeup pin for t420s t520 t530 x220 x230Nicolas Reinecke
2015-03-10console/Kconfig: Enable CBMEM console by defaultPaul Menzel
2015-03-10ACPI: Get S3 resume state from romstage_handoffKyösti Mälkki
2015-03-10x86 cache-as-ram: Remove BROKEN_CAR_MIGRATE optionKyösti Mälkki
2015-03-10ARM romstages: Support and fix COLLECT_TIMESTAMPSKyösti Mälkki
2015-03-10cbmem console: Allow the cbmem console on non-x86 systems again.Gabe Black
2015-03-10northbridge/amd/pi: Remove superfluous logic operandDave Frodin
2015-03-10AMD Bald Eagle: Add northbridge files for new AMD processorBruce Griffith
2015-03-10x86: simplify early_variables.h headerAaron Durbin
2015-03-10qemu: 2.1+ smbios tables supportGerd Hoffmann
2015-03-09Add and consistently use wrapper macro for romstage static variablesJulius Werner
2015-03-09console: Fix broken early_print.h include guardsStefan Reinauer
2015-03-09AMD fam10: Drop PCI_BUS_SEGN_BITSKyösti Mälkki
2015-03-09AMD fam10: Fix include of conf.cKyösti Mälkki
2015-03-09build.h: remove variable for the builduser, -hostname and -domainAlexander Couzens
2015-03-09AMD fam10: Remove __PRE_RAM__ from ramstage-only codeKyösti Mälkki
2015-03-09AMD fam10: Always have AMDMCTKyösti Mälkki
2015-03-09AMD K8: Fix allocation size for HyperTransport linksKyösti Mälkki
2015-03-09AMD K8: Move the test for connected HyperTransport linkKyösti Mälkki
2015-03-09google/samus/acpi/mainboard.asl: Correctly align commentPaul Menzel
2015-03-09cpu/Kconfig: Make in-tree microcode generation dependent on BLOBs repositoryPaul Menzel
2015-03-09broadwell: enable PCIe endpoint CLK power managementKane Chen
2015-03-09device/pciexp: Add support for PCIe CLK power managementKane Chen
2015-03-09coreboot: fix munged license textAaron Durbin
2015-03-08device: drop i915 specific headers from resource allocator includesStefan Reinauer
2015-03-07northbridge/amd/amdmct: Fix burst write depth on K10 rev. D and laterTimothy Pearson
2015-03-07AGESA: Move agesawrappers related to HAVE_ACPI_RESUME supportKyösti Mälkki
2015-03-07AGESA: Use same HeapManager for all BiosCallOutsKyösti Mälkki
2015-03-07AMD: Uniformly define MSRs for TOP_MEM and TOP_MEM2Kyösti Mälkki
2015-03-07t132: add Kconfig option for MTS microcode directoryAaron Durbin
2015-03-07tegra132: add preboot MTS to bct generationAaron Durbin
2015-03-06AMD Fam10h: Only create _PR scope if it is filled inPatrick Georgi
2015-03-05AMD Fam10h: sanity check some CPU dataPatrick Georgi
2015-03-05storm: Provide ability to build ap148 variantVadim Bendebury
2015-03-05arm64: provide early SoC initializationAaron Durbin
2015-03-05rush_ryu: Add new mainboardAaron Durbin
2015-03-05tegra132: add support for TZ carve-outAaron Durbin
2015-03-05coreboot arm64: Add proper masks for setting SCTLR and SCR regs to 0 at initFurquan Shaikh
2015-03-05t132: handle carve-outs for addressable memoryAaron Durbin
2015-03-05t132: Enable cbmem console supportAaron Durbin
2015-03-05t132: bring up 64-bit denver coreAaron Durbin
2015-03-05mainboard/siemens/mc_tcu3: Add new mainboard.Werner Zeh
2015-03-05fsp_baytrail: Add I2C driverWerner Zeh
2015-03-05fsp_baytrail: Add new microcode for Bay Trail MWerner Zeh
2015-03-05mainboard: Do not redefine DRIVERS_PS2_KEYBOARD Kconfig variableAlexandru Gagniuc
2015-03-04arm64: Set 16 byte alignment and ramstage start addressAaron Durbin
2015-03-04arm64: remove assembly code string functionsAaron Durbin
2015-03-04arm64: use one stage_entry for all stagesAaron Durbin
2015-03-04arm64: ensure vital sections aren't garbage collectedAaron Durbin
2015-03-04coreboot t132: Stack init re-workFurquan Shaikh
2015-03-04rush: PMIC: initial AS3722 PMIC writes for RushTom Warren
2015-03-04t132: kick off core complex after loading MTS microcodeAaron Durbin
2015-03-04coreboot memrange: Two changes for zero size or empty memrangeFurquan Shaikh
2015-03-04t132: load MTS microcodeAaron Durbin
2015-03-04Add stage information to coreboot bannerStefan Reinauer
2015-03-04rush: enable 128MiB MTS carveout below top of DRAMAaron Durbin
2015-03-04t132: Replace fallback with CONFIG_CBFS_PREFIXMarc Jones
2015-03-04t132: Add shared romstageAaron Durbin
2015-03-04coreboot rush: Add dram init codeFurquan Shaikh
2015-03-04coreboot rush: Add support for basic romstageFurquan Shaikh
2015-03-04coreboot t132: Enable loading of romstage from CBFS mediaFurquan Shaikh
2015-03-04coreboot t132: Remove init pllx for nowFurquan Shaikh
2015-03-04coreboot t132,rush: Add mainboard specific bootblock_initFurquan Shaikh
2015-03-04cpu/amd/model_10xxx: Documentation updateTimothy Pearson
2015-03-04cpu/amd/model_10xxx: Refactor model detection to reduce code duplicationTimothy Pearson
2015-03-03coreboot t132: Add clock.c to all three stages of corebootFurquan Shaikh
2015-03-03northbridge/amd/amdmct: Add revision D to K10 revision mask listTimothy Pearson
2015-03-02coreboot arm64: Correct cache function namesFurquan Shaikh
2015-03-02coreboot arm: Define function for setting cntfrq registerFurquan Shaikh
2015-03-02tegra132: Enable bootblock support in tegra132 including UART supportFurquan Shaikh
2015-03-01devicetree: Drop redundant scan_bus() opsKyösti Mälkki
2015-03-01devicetree: Drop dummy root_dev opsKyösti Mälkki
2015-03-01AGESA fam16: Drop HyperTransport scanKyösti Mälkki
2015-02-28cpu/intel: (non-FSP) Remove microcode updates from treeAlexandru Gagniuc
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-15 22:44:05 +0000