summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2017-10-22purism/librem13v2: Update microcode length in CBFSYouness Alaoui
2017-10-22purism/librem13v2: Fix USB settings and set OC pinYouness Alaoui
2017-10-22purism/librem13v2: Update devicetree settingsYouness Alaoui
2017-10-22purism/librem13v2: Change DRAM Rcomp/DQS valuesYouness Alaoui
2017-10-22purism/librem13v2: Add reading of serial number from CBFSYouness Alaoui
2017-10-22skylake/me: Add debug output of HFST registersYouness Alaoui
2017-10-22google/kahlee: Add PSP to devicetree.cbMarshall Dawson
2017-10-22amd/gardenia: Add PSP to devicetree.cbMarshall Dawson
2017-10-22soc/amd/common: Revert PI blob search hackMarshall Dawson
2017-10-22src/security: Add security kconfig stubPhilipp Deppenwiese
2017-10-22mb/google/link: Enable libgfxinitNico Huber
2017-10-22soc/amd/stoneyridge: Remove duplicate macros in pci_devs.hChris Ching
2017-10-22intel/i210: Set bus master bit in command registerWerner Zeh
2017-10-20kahlee: Set Kahlee GPEsMarc Jones
2017-10-20cr50_enable_update: Add printk before EC hibernateShelley Chen
2017-10-20google/fizz: Set PL2 value based on sku id/charge max powerShelley Chen
2017-10-20chromeec: Add function to retrieve usb c charger infoShelley Chen
2017-10-20lib/gpio: constify array inputsAaron Durbin
2017-10-20stoneyridge: Add SCI/GPE configurationMarc Jones
2017-10-20soc/stoneyridge: Remove _PRW ASLMarc Jones
2017-10-20stoneyridge: Fix USB ASLMarc Jones
2017-10-20intel/cannonlake_rvp: Update board nameLijian Zhao
2017-10-20soc/intel/cannonlake: Add platform.aslLijian Zhao
2017-10-20soc/intel/skylake: update GNVS with SGX dataPratik Prajapati
2017-10-20soc/intel/apollolake: update GNVS with SGX dataPratik Prajapati
2017-10-20intel/common/block/sgx: Add API to enumerate SGX resources and update GNVSPratik Prajapati
2017-10-20soc/intel/skylake: Add GNVS variables and include SGX ASLPratik Prajapati
2017-10-20soc/intel/apollolake: Add GNVS variables and include SGX ASLPratik Prajapati
2017-10-20intel/common/acpi: Add common SGX ASLPratik Prajapati
2017-10-20vendorcode/amd/pi/00670F00: Remove S3 restore functionsMartin Roth
2017-10-20soc/amd/common: Set AltImageBasePtr to 0Martin Roth
2017-10-20Stoney Ridge Platforms: cast AGESA tables to void *Martin Roth
2017-10-20Stoney Ridge Platforms: Make AGESA callout tables commonMartin Roth
2017-10-20mainboard/pcengines/apu2: add apu3 and apu5 variantsKamil Wcislo
2017-10-19soc/amd/stoneyridge: Use macros for PCI_DEVFN callsChris Ching
2017-10-19soc/amd/stoneyridge: Replace magic registersRichard Spiegel
2017-10-19intel/fsp: Update cannonlake FSP headerLijian Zhao
2017-10-19soc/intel/cannonlake: Fix HECI error on resetLijian Zhao
2017-10-19soc/intel/cannonlake: Use EBDA structure to store soc reserve memory sizeSubrata Banik
2017-10-19soc/intel/skylake: Use EBDA structure to store soc reserve memory sizeSubrata Banik
2017-10-19soc/intel/cannonlake: Add IGD Support and pre-OS display codeAbhay Kumar
2017-10-19siemens/mc_bdx1: Initialize GPIOsWerner Zeh
2017-10-19soc/fsp_broadwell_de: Add support for GPIO handlingWerner Zeh
2017-10-19cpu/x86: add AMD registers to SMM save stateJohn E. Kabat Jr
2017-10-19sb/intel/bd82x6x: Add new USB currentsVagiz Trakhanov
2017-10-19nb/sandybridge: Add a kconfig option to ignore XMP max DIMMsVagiz Trakhanov
2017-10-19src/vendorcode/amd: Use AR variable in MakefilesMartin Roth
2017-10-19AGESA f14: Fix DDI maps in OemCustomize.cKyösti Mälkki
2017-10-19AGESA: Split long lines in OemCustomize.cKyösti Mälkki
2017-10-19AGESA f14: Drop PlatformGnbPcieComplex.hKyösti Mälkki
2017-10-19pcengines/apu2: Add timestamps to romstageMichał Żygowski
2017-10-19Enable time stamp collection by default on x86Paul Menzel
2017-10-19google/chromeec: Do not set wake mask before logging EC eventsFurquan Shaikh
2017-10-19mb/google/poppy: Log EC events during S0ix resumeFurquan Shaikh
2017-10-19ec/google/chromeec: Export google_chromeec_log_events in ec.hFurquan Shaikh
2017-10-19soc/intel/skylake: Probe XHCI for wake source for Internal PMEFurquan Shaikh
2017-10-19soc/intel/skylake: Prevent false logs in pch_xhci_port_wake_checkFurquan Shaikh
2017-10-19soc/intel/skylake: Define mask for SMI handlers that can be run in SCI modeFurquan Shaikh
2017-10-19soc/intel/skylake: Support logging wake source in SMMFurquan Shaikh
2017-10-19soc/intel/skylake: Move power_state functions to pmutil.cFurquan Shaikh
2017-10-19soc/intel/skylake: Use PCH_DEV_* instead of PCH_DEVFN_*Furquan Shaikh
2017-10-19soc/intel/skylake: Use newly added pmc_read_pm1_controlFurquan Shaikh
2017-10-19soc/intel/apollolake: Use newly added pmc_read_pm1_controlFurquan Shaikh
2017-10-19soc/intel/common/block/pmc: Add helper routines to read/write PM1_CNTFurquan Shaikh
2017-10-19soc/intel/common/block/pmc: Add new function pmc_fill_pm_reg_infoFurquan Shaikh
2017-10-19elog: Support logging S0ix sleep/wake info in elogFurquan Shaikh
2017-10-18mainboard/intel/cannonlake_rvp: Enable hardware P state controlVaibhav Shankar
2017-10-18arch/x86: restore forwarding table on resume for EARLY_EBDA_INITAaron Durbin
2017-10-18soc/intel/cannonlake: Set platform Debug Probe TypeLijian Zhao
2017-10-18intel/cannonlake_rvp: Enable Audio DSPLijian Zhao
2017-10-18intel/cannonlake_rvp: Declare PCIE clock usageLijian Zhao
2017-10-18soc/intel/cannonlake: Update PCIE CLKREQ programingLijian Zhao
2017-10-18soc/intel/cannonlake: Add finalize functionLijian Zhao
2017-10-18google/snappy: Override USB2 strength by SKUIDKevin Chiu
2017-10-18mb/google/fizz: skip reading SPD data when DUT resumes from S3Gaggery Tsai
2017-10-18soc/intel/cannonlake: Calculate soc reserved memory sizeSubrata Banik
2017-10-18soc/intel/cannonlake: Use EBDA area to store cbmem_top addressSubrata Banik
2017-10-18soc/intel/cannonlake: Refactor memory layout calculationSubrata Banik
2017-10-18soc/intel/cannonlake: Create acpi_get_sleep_type() to get previous sleep stateSubrata Banik
2017-10-18google/chromeec: Drain all MKBP events while clearing host eventsFurquan Shaikh
2017-10-18google/chromeec: Add new helper function to read MKBP eventsFurquan Shaikh
2017-10-17intel/cannonlake_rvp: enable HS400Bora Guvendik
2017-10-17soc/amd/stoneyridge: clean up chip.hMartin Roth
2017-10-17soc/intel/common/block/pmc: Move pmc_disable_all_gpe to romstageFurquan Shaikh
2017-10-17amd/agesa: Remove redundant UDELAY_LAPIC selectionPaul Menzel
2017-10-16sandybridge/acpi: remove unnessary check of PCI IDsVagiz Trakhanov
2017-10-16nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDsVagiz Trakhanov
2017-10-16arch/x86: initialize EBDA in S3 and S0/S5 pathAaron Durbin
2017-10-16soc/intel/common: sanity check ebda signatureAaron Durbin
2017-10-16drivers/elog: Fix debug build errorsJohn E. Kabat Jr
2017-10-16intel/cannonlake_rvp: Modify memory parameters to support LP4 boardLijian Zhao
2017-10-16cpu/amd: Fix spelling of *implementation*Paul Menzel
2017-10-16cpu/x86/mtrr: Remove var-MTRR alignment optimizationNico Huber
2017-10-16google/reef: Add more special cases for coral nasherPatrick Georgi
2017-10-16src/mainboard/google/kahlee: Remove legacy tablesRichard Spiegel
2017-10-16console/flashconsole: Enable support for postcarYouness Alaoui
2017-10-16mb/google/fizz: enable AER for PCIe root portsKane Chen
2017-10-16src/soc/skylake: Fix Null pointer dereferencesShaunak Saha
2017-10-16intel/common: CAR setup CQOSNaresh G Solanki
2017-10-16soc/amd/common: Clean up file includesFrank Vibrans