summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2016-08-03google/gale: Add more board ID variantsKan Yan
2016-08-03google/gru: Add code to support I2C TPM for KevinJulius Werner
2016-08-03google/gru: Add support for Gru rev1Julius Werner
2016-08-03soc/intel/quark: Support access to CPU CR registersLee Leahy
2016-08-03mainboard/intel/galileo: Add FSP 2.0 Kconfig supportLee Leahy
2016-08-03soc/intel/quark: Add header files for FSP 2.0Lee Leahy
2016-08-03soc/intel/quark: Prepare for FSP2.0 supportLee Leahy
2016-08-03soc/intel/quark: Initialize MTRRs in bootblockLee Leahy
2016-08-03soc/intel/quark: Remove use of EDK-II macros and data typesLee Leahy
2016-08-03fsp_broadwell_de: Add DMAR table to ACPIWerner Zeh
2016-08-03ACPI: Add code to create root port entry in DMAR tableWerner Zeh
2016-08-03ACPI: Add code to include ATSR structure in DMAR tableWerner Zeh
2016-08-03mainboard/intel/galileo: Remove use of EDK-II macros & data typesLee Leahy
2016-08-03soc/intel/quark: Make ramstage relocatableLee Leahy
2016-08-03drivers/intel/fsp2_0: Update the debug levelsLee Leahy
2016-08-03drivers/intel/fsp2_0: Remove fsp_print_upd_info declarationLee Leahy
2016-08-03drivers/intel/fsp2_0: Disable display of FSP headerLee Leahy
2016-08-03drivers/intel/fsp2_0: Handle FspNotify callsLee Leahy
2016-08-03drivers/intel/fsp2_0: FSP driver handles all FSP errorsLee Leahy
2016-08-03drivers/intel/fsp2_0: Verify HOBs returned by FspMemoryInitLee Leahy
2016-08-03drivers/intel/fsp2_0: Add display HOB supportLee Leahy
2016-08-03drivers/intel/fsp2_0: Add UPD display supportLee Leahy
2016-08-03drivers/intel/fsp2_0: Monitor FSP setting of MTRRsLee Leahy
2016-08-02arch/riscv: Add include/arch/barrier.hJonathan Neuschäfer
2016-08-02google/lars & intel/kunimitsu: Disable EC buildMartin Roth
2016-08-02superio/fintek/f81866d: Add support for UART 3/4Fabian Kunkel
2016-08-02google/reef: Add pull up 20K for LPC SERIRQKane Chen
2016-08-02intel/amenia: Add GPIO changes to assert SLP_S0/Reset signalShankar, Vaibhav
2016-08-02soc/intel/apollolake: Add iosstate macros for GPIOShankar, Vaibhav
2016-08-02drivers/fsp2_0: Increment boot count for non-S3 bootFurquan Shaikh
2016-08-02intel/apollolake: Enable upper CMOS bank in bootblockFurquan Shaikh
2016-08-02elog: Include declarations for boot count functions unconditionallyFurquan Shaikh
2016-08-02drivers/intel/fsp2_0: Display FSP calls and statusLee Leahy
2016-08-02i2c/w83795: Fix chip type messagePatrick Georgi
2016-08-02amd/amdfam10: eliminate dead codePatrick Georgi
2016-08-02console: Drop leftover struct console_driverKyösti Mälkki
2016-08-02intel/skylake: Fix UART build optionsFurquan Shaikh
2016-08-02intel/lynxpoint,broadwell: Fix eDP display in Windows, SeaBios & TianoPrabal Saha
2016-08-01soc/intel/quark: Enable use of hard resetLee Leahy
2016-08-01soc/intel/common: Fix build error in reset.cLee Leahy
2016-08-01Remove non-ascii & unprintable charactersMartin Roth
2016-08-01Add newlines at the end of all coreboot filesMartin Roth
2016-08-01arch/x86: Enable postcar consoleLee Leahy
2016-08-01arch/x86: Display MTRRs after MTRR update in postcarLee Leahy
2016-08-01siemens/sitemp_g1p1: Fix typoPatrick Georgi
2016-08-01soc/intel/common: Enable MTRR display during bootblock & postcarLee Leahy
2016-08-01soc/intel/quark: Fix car_stage_entry routine name.Lee Leahy
2016-07-31mainboard/bap/ode_e20XX: Enable UART 3/4 in devicetreeFabian Kunkel
2016-07-31mainboard/bap/ode_e20XX: Add different DDR3 clk settingsFabian Kunkel
2016-07-31mainboard/bap/ode_e20XX: Change PCIe linesFabian Kunkel
2016-07-31superio/nuvoton: Add Nuvoton NCT6791DOmar Pakker
2016-07-31src/vboot: Capitalize RAM and CPUElyes HAOUAS
2016-07-31src/lib: Capitalize ROM, RAM, NVRAM and CPUElyes HAOUAS
2016-07-31src/drivers: Capitalize CPU, RAM and ACPIElyes HAOUAS
2016-07-31src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS
2016-07-31src/acpi: Capitalize ACPI and SATAElyes HAOUAS
2016-07-31sunw/ultra40m2: Fix handling non-existence of a devicePatrick Georgi
2016-07-31sis/sis966: fix typoPatrick Georgi
2016-07-31sis/sis966: don't store a 32bit value in a 16bit variablePatrick Georgi
2016-07-31intel/broadwell: fix typoPatrick Georgi
2016-07-31intel/skylake: Enable signalling of error conditionPatrick Georgi
2016-07-31google/reef: Update chromeos.fmd RO_SECTIONFurquan Shaikh
2016-07-31intel/amenia: Enable DPTF in mainboardShaunak Saha
2016-07-31google/reef: Enable DPTF in mainboardShaunak Saha
2016-07-31gigabyte/ga_2761gxdk: Remove comment *endif*Paul Menzel
2016-07-31mainboard: Format irq_tables.cPaul Menzel
2016-07-31build system: really disable building CrEC when not neededPatrick Georgi
2016-07-31src/arch: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-31src/Kconfig: Capitalize ROMElyes HAOUAS
2016-07-31src/device: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-31src/cpu: Capitalize CPUElyes HAOUAS
2016-07-31src/include: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-31src/southbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-31src/northbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-31src/cpu: Capitalize ROM and RAMElyes HAOUAS
2016-07-31nvidia/tegra124: Adjust memlayout to Chrome OS toolchainStefan Reinauer
2016-07-31google/gale: Change board ID definition.Kan Yan
2016-07-31Update degree symbol to utf-8 encoding in commentsMartin Roth
2016-07-31Remove extra newlines from the end of all coreboot files.Martin Roth
2016-07-31intel/wifi: Include conditionally in the buildKyösti Mälkki
2016-07-30mainboard/bap/ode_e21XX: Add board supportFabian Kunkel
2016-07-30mainboard/bap/ode_e21XX: Add copy of amd/olivehillplusFabian Kunkel
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-30google/reef: Use GPE0_DW1_15 as wake signal for touchpadFurquan Shaikh
2016-07-30soc/intel/apollolake: Include gpe.h in chip.hFurquan Shaikh
2016-07-29skylake: fix VSDIO is at 0.8V when SDCard is not insertedZhuo-hao.Lee
2016-07-29soc/intel/apollolake: Remove PEIM GFX from normal mode and S3 resumeAbhay Kumar
2016-07-28google/gru & kevin: Update DRAM configurationLin Huang
2016-07-28rockchip/rk3399: sdram: correct controller vref settingLin Huang
2016-07-28drivers/intel/fsp2_0: Update the copyrightsLee Leahy
2016-07-28google/reef: Write protect GPIO relative to bank offsetSusendra Selvaraj
2016-07-28soc/intel/apollolake: Update FSP Header files for version 146_30Brandon Breitenstein
2016-07-28intel/apollolake: Update gnvs for dptfShaunak Saha
2016-07-28intel/apollolake: Add soc specific DPTF valuesShaunak Saha
2016-07-28intel/common: Add ASL code for DPTFShaunak Saha
2016-07-28intel/common/opregion.c: only write 16 bytes to 16 byte fieldMartin Roth
2016-07-28arch/riscv: Refactor bootblock.SJonathan Neuschäfer
2016-07-28arch/riscv: Only initialize virtual memory if it's availableJonathan Neuschäfer
2016-07-28arch/riscv: Remove spinlock code from atomic.hJonathan Neuschäfer
2016-07-28intel/fsp1_1: Add C entry support to locate FSP Temp RAM InitSubrata Banik