summaryrefslogtreecommitdiff
path: root/src/vendorcode
AgeCommit message (Expand)Author
2021-03-16vendorcode/mt8192: change to short log macro namesXi Chen
2021-03-16vendorcode/mt8192: fix fast-k gating PI P1 initializationXi Chen
2021-03-16vendorcode/mt8192: limit fast-k frequency count from 7 to 3Xi Chen
2021-03-15vc/intel/fsp/fsp2_0/cooperlake_sp: Update memory map hob for WW06 FSPJohnny Lin
2021-03-12soc/amd: GOP: add UPD for VBIOS bufferNikolai Vyssotski
2021-03-10vendorcode/intel/fsp: Add Alder Lake FSP headers for FSP v2081_02Ronak Kanabar
2021-03-08soc/mediatek/mt8192: initialize DRAM using vendor reference codeHuayang Duan
2021-03-08vendor: mediatek: Add mediatek mt8192 dram initialization codeXi Chen
2021-03-04vc/amd/fsp/picasso: fix DDI enum name prefixFelix Held
2021-03-03vc/amd/fsp/picasso: increase FSPS UPD block size from 0x152 to 0x202Nikolai Vyssotski
2021-02-25vendorcode/intel/fsp: Add Alder Lake FSP headers for FSP v2037Ronak Kanabar
2021-02-22soc/intel/tigerlake: Add CrashLog implementation for intel TGLFrancois Toguo
2021-02-17vc/google/chromeos: Account for GNVS allocated earlyKyösti Mälkki
2021-02-17vc/google/chromeos: Allocate RAMOOPS lateKyösti Mälkki
2021-02-17vc/intel/fsp: Change line endings to unixMartin Roth
2021-02-17treewide: Remove trailing whitespaceMartin Roth
2021-02-16vc/google/chromeos: Always use CHROMEOS_RAMOOPS_DYNAMICKyösti Mälkki
2021-02-16soc/intel: Switch guard to CHROMEOS_RAMOOPSKyösti Mälkki
2021-02-15src: use ARRAY_SIZE where possiblePatrick Georgi
2021-02-09vc/amd/fsp/cezanne: add FspGuids.hFelix Held
2021-02-06drivers/intel/fsp2_0: Add support for MP services2 PPIAamir Bohra
2021-02-05soc/amd/picasso: add UPD for RV2 USB3 phy setting adjustChris Wang
2021-02-04vendorcode/intel/Makefile: Add x86_64 supportPatrick Rudolph
2021-02-04drivers/intel/fsp2_0: Fix running on x86_64Patrick Rudolph
2021-02-04vc/intel/fsp/fsp2_0/alderlake: Add required macros into MemInfoHob.hSubrata Banik
2021-02-04vc/google/chromeos: Drop <acpi/vpd.asl>Kyösti Mälkki
2021-02-04vc/../chromeos.asl: Drop CHROMEOS guardKyösti Mälkki
2021-02-04vendorcode/amd/fsp/cezanne: add UPD structs from FSP buildFelix Held
2021-02-03soc/intel/tgl: Add configurable value for ConfigTdpLevelDerek Huang
2021-02-03soc/amd/picasso: clean up and re-sort UPD tableChris Wang
2021-02-03vc/intel/fsp/fsp2_0/alderlake: Update FSP header file version to 2037Subrata Banik
2021-01-29vc/google/chromeos/Kconfig: Remove unused NO_TPM_RESUMEFrans Hendriks
2021-01-28ACPI: Separate ChromeOS NVS in ASLKyösti Mälkki
2021-01-25soc/amd/picasso: Add UPDs for support eDP power sequence adjustChris Wang
2021-01-24soc,vendorcode/amd/cezanne: add basic FSP integrationFelix Held
2021-01-22vendorcode/google/chromeos: Build CSE Board Reset in RomstageKarthikeyan Ramasubramanian
2021-01-18ACPI: Refactor ChromeOS specific ACPI GNVSKyösti Mälkki
2021-01-15vc/eltan/security/verified_boot/vboot_check.c: Add check PROG_POSTCARFrans Hendriks
2021-01-11{soc,vc,mb}/intel: Drop support for Cannon Lake SoCFelix Singer
2021-01-11vc/intel/FSP2_0/CPX-SP: update to FSP ww01 releaseJonathan Zhang
2021-01-11vendorcode/intel/fsp: Update Tiger Lake v3444 FSP HeadersSrinidhi N Kaushik
2021-01-09vc/intel/fsp1_1/skylake: Remove unused header fileFelix Singer
2021-01-03vc/google/chromeos: Move chromeos_set_me_hash() prototypeKyösti Mälkki
2020-12-28sb/amd/pi/hudson: Enable use of common GPIO APIKyösti Mälkki
2020-12-23vc/intel/fsp/fsp2_0/alderlake: Update FSP header file version to 1514_11Subrata Banik
2020-12-21soc/amd/picasso: Add UPDs for support eDP phy tunning adjustChris Wang
2020-12-18vc/intel/fsp/fsp2_0/alderlake: Update FSP header file version to 1512_11Subrata Banik
2020-12-07vc/intel/fsp/fsp2_0/cooperlake_sp: Update WW47 FSP Memory map HOBJohnny Lin
2020-12-05amd_blobs: Always set default pathsNico Huber
2020-12-03src: Remove redundant use of ACPI offset(0)Elyes HAOUAS
2020-12-02cbfs: Simplify load/map API names, remove type argumentsJulius Werner
2020-12-02vc/amd/agesa/f.../Proc/Mem/Tech/DDR3: Support a custom memory profileMike Banon
2020-12-02vc/amd/agesa/f.../Proc/Mem/Tech/DDR3: Support XMP memory profilesMike Banon
2020-12-02vendorcode/intel/fsp: Add Elkhart Lake FSP headers for FSP v2341Tan, Lean Sheng
2020-12-02vendorcode/intel/fsp: Add Jasper Lake FSP headers for FSP v2385_04Ronak Kanabar
2020-11-26vc/intel/fsp/fsp2_0/alderlake: Update FSP header file version to 1483_11Subrata Banik
2020-11-22vendorcode/eltan/security: Add dependency for menu itemsFrans Hendriks
2020-11-22cpu/amd/pi: Remove unused cpu code 00660F01Martin Roth
2020-11-22vc/amd/pi/00670F00: Add raw AGESA binary only to COREBOOT CBFSFurquan Shaikh
2020-11-21vc/intel/fsp/fsp2_0/alderlake: Update FSP header file version to 1474_11Subrata Banik
2020-11-20vc/intel/fsp2/denverton_ns: Remove unused filesFelix Singer
2020-11-20vc/google/chromeos/sar: Make "SAR not found" log a debug messageMaulik V Vaghela
2020-11-20vc/intel/fsp/fsp2_0/cpx_sp: Expose RasModesEnabled field inTim Chu
2020-11-19vendorcode/intel/fsp: Add Jasper Lake FSP headers for FSP v2385_02Ronak Kanabar
2020-11-19ACPI S3: Replace acpi_is_wakeup()Kyösti Mälkki
2020-11-16vc/intel/fsp/fsp2_0/cooperlake_sp: Fix WW45 FSP Memory map HOB mismatchJohnny Lin
2020-11-15vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3444Srinidhi N Kaushik
2020-11-13vc/intel/fsp/fsp2_0/alderlake: Update FSP header file version to 1454Subrata Banik
2020-11-07vc/intel/FSP2_0/CPX-SP: update to ww45 release and add watermark optionJonathan Zhang
2020-11-06soc/amd/picasso: Update coreboot UPD variable names to include unitsZheng Bao
2020-11-02vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3425Srinidhi N Kaushik
2020-10-30vc/amd/fsp: Update bl_errorcodes_public.hMartin Roth
2020-10-25vc/intel/fsp/fsp2_0/adl: Update FSP header file version to 1432Subrata Banik
2020-10-23vc/amd/fsp/picasso: Remove typedefs in bl_syscall_public.hJason Glenesk
2020-10-19volteer+vendorcode: Retrieve Cr50 version only via SPIJes Klinke
2020-10-19vendorcode/intel/fsp: Add Jasper Lake FSP headers for FSP v2376Ronak Kanabar
2020-10-17vendorcode/amd: Fix typo in *is defined* in commentsPaul Menzel
2020-10-17vc/amd/Kconfig: Add missing dot in AMD domain www.amd.comPaul Menzel
2020-10-14vc/intel/fsp/fsp2_0/adl: Update FSP header to version 1332.01Subrata Banik
2020-10-13vendorcode/google/dram_part_num: Lower the severity of debug statementKarthikeyan Ramasubramanian
2020-10-12vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3373Srinidhi N Kaushik
2020-10-08vc/intel/fsp/fsp2_0/cpx_sp: Expose DIMM Present and DdrVoltage fieldsJohnny Lin
2020-10-08vc/intel/fsp/fsp2_0/CPX-SP: update to Intel ww40 releaseJonathan Zhang
2020-10-07vc/amd/fsp: Update the svc call header for the Mod Exp SVCMartin Roth
2020-10-05vendorcode/google: add CHROMEOS_DRAM_PART_NUMBER_IN_CBI Kconfig optionNick Vaccaro
2020-10-01vc/amd/fsp/picasso: Add bit definitions for PSP info in transfer blockMartin Roth
2020-09-28vc/intel/fsp/fsp2_0/CPX-SP: upgrade to ww38 FSP releaseJonathan Zhang
2020-09-25vc/amd/fsp/picasso: Update to UPD 1.0.1.3Raul E Rangel
2020-09-15chromeos: Provide common watchdog reboot support in romstageRavi Kumar Bokka
2020-09-14src/vendorcode/intel/fsp/fsp2_0/cpx-sp: add prev boot error info HOB header fileJonathan Zhang
2020-09-11vc/amd/fsp/picasso: Fix FSP-S UPD header file formattingFelix Held
2020-09-10vc/amd/fsp/picasso: Sync FSP-S UPD header fileMarshall Dawson
2020-09-10vendorcode/intel/fsp/alderlake: Fix FSPS_ARCH_UPD redefinition issueSubrata Banik
2020-09-09vendorcode/intel/fsp/fsp2_0/adl: Add FSP header file version 1332Subrata Banik
2020-09-08vc/intel/fsp/fsp2_0/cpx_sp: Add DIMM definition in SystemMemoryMapHobJohnny Lin
2020-09-08vendorcode/intel/FSP2_0/CPX-SP: update to ww36Jonathan Zhang
2020-09-08vendorcode/intel/fsp/fsp2_0/cpx_sp: Set correct stack number for IOU3Johnny Lin
2020-09-08vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3333Srinidhi N Kaushik
2020-09-01{include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistentSubrata Banik
2020-08-31vendorcode/google: Add error handlingJohn Zhao
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 20:21:42 +0000