summaryrefslogtreecommitdiff
path: root/src/vendorcode/intel
AgeCommit message (Expand)Author
2016-03-15vendorcode/intel/Kconfig: Add broadwell_de symbol to fix lintMartin Roth
2016-03-14vendorcode/intel/fsp1_0: Add Broadwell-DE SoC vendor codeYork Yang
2016-03-12vendorcode/intel/fsp/fsp1_1/skylake: update FspUpdVpd.h 1.9.0Aaron Durbin
2016-03-08soc/intel/quark: Set the UPD values for MemoryInitLee Leahy
2016-02-10soc/fsp_baytrail: Add support for FSP MR 005Ben Gardner
2016-02-04soc/intel/quark: Add minimal Quark SoC X1000 filesLee Leahy
2016-01-31vendorcode/intel: remove unused apple specific assembler macrosStefan Reinauer
2016-01-29src/: Chmod 644 all .c, .h, .asl, .inc, .cb, .hex, & Kconfig filesMartin Roth
2016-01-27soc/braswell: Update FspUpdVpd.h for PcdSdDetectChk and PcdCaMirrorEnHannah Williams
2016-01-16vendorcode/intel/.../skylake: Update FspUpdVpd.h to v1.8.1Martin Roth
2015-12-04braswell/skylake: Add FspUpdVpd.h to fix compilationStefan Reinauer
2015-11-18fsp1_0: Update rangeley to revision POSTGOLD4Marcin Wojciechowski
2015-11-10southbridge/intel: Add FSP based i89xx southbridge supportMarc Jones
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-22Revert "Remove sandybridge and ivybridge FSP code path"Martin Roth
2015-10-14Revert "Remove FSP Rangeley SOC and mohonpeak board support"Martin Roth
2015-10-03Remove FSP Rangeley SOC and mohonpeak board supportAlexandru Gagniuc
2015-10-03Remove sandybridge and ivybridge FSP code pathAlexandru Gagniuc
2015-10-02fsp1_1: move relocation algorithm to commonlibAaron Durbin
2015-09-10fsp1_1: provide binding to UEFI versionAaron Durbin
2015-07-21intel/fsp_baytrail: Support Baytrail FSP Gold4 releaseYork Yang
2015-07-15intel/fsp_baytrail: Remove PcdEnableLan optionYork Yang
2015-07-08vendorcode/intel/edk2: Fix EFI_PEI_GRAPHICS_INFO_HOB structureLee Leahy
2015-06-24Intel vendorcode: Add FSP_SMBIOS_MEMORY_INFO_GUIDLee Leahy
2015-06-07Removed unused SOUTHBRIDGE_INTEL_FSP_I89XX expressionsMartin Roth
2015-05-29UEFI: Conditionally define the ASSERT macroLee Leahy
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-30vendorcode/intel: Add EDK2 header filesLee Leahy
2015-04-29vendorcode/intel: Add FSP 1.1 header filesLee Leahy
2015-04-24fsp: Move fsp to fsp1_0Marc Jones
2015-01-31intel/rangeley: Update UPD_DATA_REGION to support POST-GOLD 2 FSPYork Yang
2015-01-13vendorcode/intel: remove DebugDeadLoop() from fsptypes.hMartin Roth
2014-12-01Mark non-executable files non-executablePatrick Georgi
2014-11-29vendorcode/intel/fsp: Update FSP_VENDORCODE_HEADER_PATHFEI WANG
2014-11-21intel/fsp_baytrail: add Gold3 FSP supportYork Yang
2014-08-11vendorcode/intel/fsp/baytrail/absf: add Minnow Max absf filesMartin Roth
2014-08-01vendorcode/intel/fsp/rangeley/include: Missing 'fsptypes.h'Edward O'Callaghan
2014-07-08vendorcode/intel: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-05-23vendorcode/intel/fsp/rangeley: remove extra fileMartin Roth
2014-05-21baytrail: Fix some minor errors in FSPDavid Hendricks
2014-05-19build: move include paths where they belongPatrick Georgi
2014-05-06Introduce stage-specific architecture for corebootFurquan Shaikh
2014-04-11Add the Rangeley FSP include & srx directoriesMartin Roth
2014-04-11Add the Bay Trail FSP include & srx directoriesMartin Roth
2014-04-11Add the ivybridge i89xx FSP include & srx directoriesMartin Roth
2014-04-11Update vendorcode/intel/makefile for coming FSPsMartin Roth
2013-12-07Correct file permissions.Idwer Vollering
2013-12-04Add Intel FSP northbridge support Sandybridge and IvybridgeMarc Jones
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 04:13:03 +0000