index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vendorcode
/
intel
Age
Commit message (
Expand
)
Author
2016-01-31
vendorcode/intel: remove unused apple specific assembler macros
Stefan Reinauer
2016-01-29
src/: Chmod 644 all .c, .h, .asl, .inc, .cb, .hex, & Kconfig files
Martin Roth
2016-01-27
soc/braswell: Update FspUpdVpd.h for PcdSdDetectChk and PcdCaMirrorEn
Hannah Williams
2016-01-16
vendorcode/intel/.../skylake: Update FspUpdVpd.h to v1.8.1
Martin Roth
2015-12-04
braswell/skylake: Add FspUpdVpd.h to fix compilation
Stefan Reinauer
2015-11-18
fsp1_0: Update rangeley to revision POSTGOLD4
Marcin Wojciechowski
2015-11-10
southbridge/intel: Add FSP based i89xx southbridge support
Marc Jones
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-22
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-14
Revert "Remove FSP Rangeley SOC and mohonpeak board support"
Martin Roth
2015-10-03
Remove FSP Rangeley SOC and mohonpeak board support
Alexandru Gagniuc
2015-10-03
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-10-02
fsp1_1: move relocation algorithm to commonlib
Aaron Durbin
2015-09-10
fsp1_1: provide binding to UEFI version
Aaron Durbin
2015-07-21
intel/fsp_baytrail: Support Baytrail FSP Gold4 release
York Yang
2015-07-15
intel/fsp_baytrail: Remove PcdEnableLan option
York Yang
2015-07-08
vendorcode/intel/edk2: Fix EFI_PEI_GRAPHICS_INFO_HOB structure
Lee Leahy
2015-06-24
Intel vendorcode: Add FSP_SMBIOS_MEMORY_INFO_GUID
Lee Leahy
2015-06-07
Removed unused SOUTHBRIDGE_INTEL_FSP_I89XX expressions
Martin Roth
2015-05-29
UEFI: Conditionally define the ASSERT macro
Lee Leahy
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-30
vendorcode/intel: Add EDK2 header files
Lee Leahy
2015-04-29
vendorcode/intel: Add FSP 1.1 header files
Lee Leahy
2015-04-24
fsp: Move fsp to fsp1_0
Marc Jones
2015-01-31
intel/rangeley: Update UPD_DATA_REGION to support POST-GOLD 2 FSP
York Yang
2015-01-13
vendorcode/intel: remove DebugDeadLoop() from fsptypes.h
Martin Roth
2014-12-01
Mark non-executable files non-executable
Patrick Georgi
2014-11-29
vendorcode/intel/fsp: Update FSP_VENDORCODE_HEADER_PATH
FEI WANG
2014-11-21
intel/fsp_baytrail: add Gold3 FSP support
York Yang
2014-08-11
vendorcode/intel/fsp/baytrail/absf: add Minnow Max absf files
Martin Roth
2014-08-01
vendorcode/intel/fsp/rangeley/include: Missing 'fsptypes.h'
Edward O'Callaghan
2014-07-08
vendorcode/intel: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-05-23
vendorcode/intel/fsp/rangeley: remove extra file
Martin Roth
2014-05-21
baytrail: Fix some minor errors in FSP
David Hendricks
2014-05-19
build: move include paths where they belong
Patrick Georgi
2014-05-06
Introduce stage-specific architecture for coreboot
Furquan Shaikh
2014-04-11
Add the Rangeley FSP include & srx directories
Martin Roth
2014-04-11
Add the Bay Trail FSP include & srx directories
Martin Roth
2014-04-11
Add the ivybridge i89xx FSP include & srx directories
Martin Roth
2014-04-11
Update vendorcode/intel/makefile for coming FSPs
Martin Roth
2013-12-07
Correct file permissions.
Idwer Vollering
2013-12-04
Add Intel FSP northbridge support Sandybridge and Ivybridge
Marc Jones