aboutsummaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa/f16kb/Proc/Mem
AgeCommit message (Expand)Author
2020-03-04vc/amd/agesa: Delete mfParallelTraining.cJoe Moore
2020-01-13vc/amd/agesa: Fix out of bounds readJoe Moore
2019-10-22vc/amd/agesa/f16kb: Cast to UINT64 to avoid overflowJoe Moore
2019-10-22vc/amd/agesa/f16kb: Remove redundant value assignmentJoe Moore
2019-07-19src: Make implicit fall throughs explicitJacob Garber
2019-05-06Fix code that would trip -Wtype-limitsJulius Werner
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2018-12-18Fix typos involving "the the"Jonathan Neuschäfer
2017-08-31AGESA f16kb vendorcode: Split to Makefile.inc filesKyösti Mälkki
2017-08-04AGESA f15 f15tn f16kb: Add extra checks for incorrect SPD dataKonstantin Aladyshev
2017-08-02AGESA: Correct PCI function number for MEM_GET(SET)REG outputsKonstantin Aladyshev
2016-07-01AGESA boards: Fix split to romstage and ramstageKyösti Mälkki
2016-06-04AGESA: Drop unused assembly filesKyösti Mälkki
2016-04-20AGESA vendorcode: Suppress maybe-uninitialized warningsKyösti Mälkki
2016-04-16vendorcode/amd/agesa: Fix tautological compareEdward O'Callaghan
2016-01-07src/vendorcode/amd: correct spelling of MTRRPaul Menzel
2015-04-10vendorcode/amd/agesa/f16kb: Enable support for AM1 socketSergej Ivanov
2014-12-07vendorcode/amd/agesa/f1{5,5tn,6kb}: Silence empty loop warnEdward O'Callaghan
2014-07-18vendorcode/amd/agesa: Use macros already defined in stdlib.hEdward O'Callaghan
2013-10-15vendorcode/amd/agesa/f16kb: Update Kabini PI from v1.0.0.0 to v1.0.0.7WANG Siyuan
2013-08-04AMD Kabini: Add AGESA/PI code for new processor familySiyuan Wang
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-10 02:37:34 +0000