aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint
AgeCommit message (Expand)Author
2013-03-17haswell platforms: restructure romstage mainAaron Durbin
2013-03-17lynxpoint: Add support for disabling ULT devicesDuncan Laurie
2013-03-14lynxpoint: lpc resource reservationsAaron Durbin
2013-03-14haswell: more ULT/LP support and minor tweaksDuncan Laurie
2013-03-14lynxpoint: Update device IDs and clock gating setupDuncan Laurie
2013-03-14lynxpoint: Add new GPIO interface for Lynxpoint-LPDuncan Laurie
2013-03-14lynxpoint: Add Kconfig entry for Low Power chipsetDuncan Laurie
2013-03-14lynxpoint: ME to BIOS Payload UpdatesAaron Durbin
2013-03-14lynx point: add new ME status informationAaron Durbin
2013-03-14haswell: remove GPIO60 memory reset gate on S3 transitionDuncan Laurie
2013-03-14haswell: remove explicit pcie config accessesAaron Durbin
2013-03-14lynxpoint: PMIR register renameAaron Durbin
2013-03-14lynxpoint: Management Engine UpdatesAaron Durbin
2013-03-14haswell: add PCI id supportAaron Durbin
2013-03-14lynxpoint: Update IOBP programming methodDuncan Laurie
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-08 08:49:07 +0000