summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/smihandler.c
AgeCommit message (Expand)Author
2019-01-06Kconfig: Unify power-after-failure optionsNico Huber
2018-12-05elog: make elog's SMM handler code follow everything elsePatrick Georgi
2018-12-03sb/intel/common: Create a common PCH finalise implementationTristan Corrick
2018-12-03sb/intel/lynxpoint: Make the finalise handler commonTristan Corrick
2018-06-14src: Get rid of unneeded whitespaceElyes HAOUAS
2018-06-14src: Get rid of device_tElyes HAOUAS
2018-04-28src/southbridge: Add spaces around '=='Elyes HAOUAS
2017-07-16southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2016-08-31src/southbridge: Code formatingElyes HAOUAS
2016-07-15southbridge/intel/lynxpoint: use common Intel ACPI hardware definitionsAaron Durbin
2016-01-07Correct some common spelling mistakesMartin Roth
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-01-04smihandler.c: Fix doxygen errors in southbridge_smi_handlerMartin Roth
2014-12-02Replace hlt with halt()Patrick Georgi
2014-07-04intel/lynxpoint: Use separate SMI callback for USB XHCI routingDuncan Laurie
2013-12-21lynxpoint: Route all USB ports to XHCI in finalize stepDuncan Laurie
2013-12-21lynxpoint: Move USB SMI sleep code to separate USB filesDuncan Laurie
2013-11-25lynxpoint: Enable USB clock gating, late setup, and sleep prepDuncan Laurie
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-21haswell/lynxpoint: Use new PCH/PM helper functionsDuncan Laurie
2013-03-18haswell: Use SMM ModulesAaron Durbin
2013-03-14haswell: remove GPIO60 memory reset gate on S3 transitionDuncan Laurie
2013-03-14haswell: remove explicit pcie config accessesAaron Durbin
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin