summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/sata.c
AgeCommit message (Expand)Author
2017-07-10southbridge/intel/lynxpoint: Fix undefined behaviorRyan Salsamendi
2017-07-02southbridge/intel/lynxpoint: Fix undefined behaviorRyan Salsamendi
2016-08-28src/southbridge: Add required space before opening parenthesis '('Elyes HAOUAS
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2014-07-08southbridge: Trivial - drop trailing blank lines at EOFEdward O'Callaghan
2014-07-04intel/lynxpoint: Add SATA DEVSLP disable optionMarc Jones
2013-12-21lynxpoint: Add configuration option for SATA gen3 DTLE registersShawn Nematbakhsh
2013-03-21lynxpoint: Change sata.c to get rid of #ifDuncan Laurie
2013-03-14haswell: more ULT/LP support and minor tweaksDuncan Laurie
2013-03-14lynxpoint: Update device IDs and clock gating setupDuncan Laurie
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-07 18:25:31 +0000