summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/acpi
AgeCommit message (Expand)Author
2013-12-21lynxpoint: XHCI: Don't put device in D3 in _PS0 MethodDuncan Laurie
2013-12-21lynxpoint: Fix an issue clearing port change status bitsDuncan Laurie
2013-12-21lynxpoint: XHCI: Advertise D3 as lowest wake stateDuncan Laurie
2013-12-21lynxpoint xhci: Add ACPI D0/D3 workaroundsDuncan Laurie
2013-12-03lynxpoint: Fix LPT-LP PME_B0 bit offset in ACPI _PRW objectsDuncan Laurie
2013-11-25lynxpoint: Add ACPI Method to enable GPIO as wake sourceDuncan Laurie
2013-11-25lynxpoint: Fix XHCI controller device in ACPIDuncan Laurie
2013-11-25lynxpoint: Change SerialIO device enable reporting to ACPIDuncan Laurie
2013-11-25lynxpoint: Expose ACPI Device for LP GPIO controllerDuncan Laurie
2013-11-25lynxpoint: export mem console pointer in ACPIAaron Durbin
2013-04-01lynxpoint: Basic configuration of SerialIO devicesDuncan Laurie
2013-04-01lynxpoint: Rework ACPI NVS to add new SerialIO variablesDuncan Laurie
2013-03-21lynxpoint: Fix GPIO and PM base reservationsDuncan Laurie
2013-03-14lynxpoint: Add new GPIO interface for Lynxpoint-LPDuncan Laurie
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-28 07:56:30 +0000