summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx
AgeCommit message (Expand)Author
2019-03-01ACPI: Rename FADT model and set it to zeroElyes HAOUAS
2019-02-01sb/intel/common: Rename i2c_block_read() to i2c_eeprom_read()Kyösti Mälkki
2019-01-23nb/intel/x4x: Use parallel MP initArthur Heymans
2019-01-14sb/intel: Use common RCBA MACROsPeter Lemenkov
2019-01-13sb/intel: Check for NULL-return of pcidev_on_root()Nico Huber
2019-01-09cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans
2019-01-07src: Use "foo **bar" instead of "foo ** bar"Elyes HAOUAS
2019-01-06Kconfig: Unify power-after-failure optionsNico Huber
2019-01-06device: Use pcidev_path_on_root()Kyösti Mälkki
2019-01-06device: Use pcidev_on_root()Kyösti Mälkki
2019-01-03sb/intel/*: Use common files for PCIe ACPIArthur Heymans
2018-12-19southbridge: Remove useless include <device/pci_ids.h>Elyes HAOUAS
2018-12-05sb/intel/i82801{g,j}x: Remove unused smi.c filesArthur Heymans
2018-12-03sb/intel/i82801jx: Fix the x_pm2_cnt_blk addrlArthur Heymans
2018-12-03nb/intel/x4x: Use common code for SMM in TSEGArthur Heymans
2018-12-03sb/intel/i82801jx: Use common Intel SMM codeArthur Heymans
2018-11-16src: Remove unneeded include <console/console.h>Elyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-11-01src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-24vboot: fix CONFIG_RESUME_PATH_SAME_AS_BOOT S3 resume logicJoel Kitching
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-10-15sb/intel/i82801jx: Use macros for LPC_ENArthur Heymans
2018-10-08Move compiler.h to commonlibNico Huber
2018-09-13src/*/intel: introduce warning when building with no IFDAngel Pons
2018-09-13src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner
2018-08-16sb/intel/i82801[ij]x: do not set Chipset Initialization Register (CIR) 5Stefan Tauner
2018-08-14sb/intel/i82801[ij]x: use (more) RCBA register names instead of magic numbersStefan Tauner
2018-08-07sb/intel/i82801[ijg]x: remove stale board-specific comments from ich*.aslStefan Tauner
2018-06-29sb/intel/i82801{g,j}x: Automatically generate ACPI PIRQ tablesArthur Heymans
2018-06-21sb/intel/i82801xx: Use common RCBA MACROsArthur Heymans
2018-06-14src: Get rid of unneeded whitespaceElyes HAOUAS
2018-05-24sb/intel/i82801jx: Get rid of device_tElyes HAOUAS
2018-05-09src/southbridge: Serialize methods with named objects insideMartin Roth
2018-04-30southbridge/intel: Remove space before/after parenthesisElyes HAOUAS
2018-01-05nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeoutArthur Heymans
2017-12-10sb/intel/i82801jx: Hook up spi codeArthur Heymans
2017-12-03sb/intel: Replace DTS2 with FLVLPatrick Rudolph
2017-11-23sb/intel/i82801jx: Store initial timestamp in bootblockArthur Heymans
2017-09-12sb/intel/i82801jx: Add smbus block operationsArthur Heymans
2017-09-06sb/intel/i82801jx: Use __packedJonathan Neuschäfer
2017-08-19i82801dx/gx/ix/jx: Add low-memory backup for S3 pathKyösti Mälkki
2017-08-10sb/intel/i82801jx: Remove dead codeArthur Heymans
2017-08-07sb/intel/i82801jx: Add romstage smbus and i2c block operationsArthur Heymans
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-07-25sb/intel/i82801jx: Add Interrupt pin and routing RCBA offsets macrosArthur Heymans
2017-07-25sb/intel/i82801jx: Route all PIRQ to INT11Arthur Heymans
2017-07-24sb/intel/i82801jx: Generate default fadt and madtArthur Heymans
2017-07-23sb/intel/i82801jx: Add function to detect s3 resumeArthur Heymans
2017-07-23sb/intel/i82801jx: Add addition IO resourcesArthur Heymans
2017-07-21I82801JX: Add IS_ENABLED around config optionsMartin Roth
2017-07-21sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans
2017-07-21sb/intel/i82801jx: Copy i82801ixArthur Heymans