summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx
AgeCommit message (Expand)Author
2017-08-07sb/intel/i82801jx: Add romstage smbus and i2c block operationsArthur Heymans
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-07-25sb/intel/i82801jx: Add Interrupt pin and routing RCBA offsets macrosArthur Heymans
2017-07-25sb/intel/i82801jx: Route all PIRQ to INT11Arthur Heymans
2017-07-24sb/intel/i82801jx: Generate default fadt and madtArthur Heymans
2017-07-23sb/intel/i82801jx: Add function to detect s3 resumeArthur Heymans
2017-07-23sb/intel/i82801jx: Add addition IO resourcesArthur Heymans
2017-07-21I82801JX: Add IS_ENABLED around config optionsMartin Roth
2017-07-21sb/intel/i82801jx: Add correct PCI ids and change namesArthur Heymans
2017-07-21sb/intel/i82801jx: Copy i82801ixArthur Heymans