index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
i82801jx
Age
Commit message (
Expand
)
Author
2018-04-30
southbridge/intel: Remove space before/after parenthesis
Elyes HAOUAS
2018-01-05
nb/intel/x4x: Disable watchdog, halt TCO timer and clear timeout
Arthur Heymans
2017-12-10
sb/intel/i82801jx: Hook up spi code
Arthur Heymans
2017-12-03
sb/intel: Replace DTS2 with FLVL
Patrick Rudolph
2017-11-23
sb/intel/i82801jx: Store initial timestamp in bootblock
Arthur Heymans
2017-09-12
sb/intel/i82801jx: Add smbus block operations
Arthur Heymans
2017-09-06
sb/intel/i82801jx: Use __packed
Jonathan Neuschäfer
2017-08-19
i82801dx/gx/ix/jx: Add low-memory backup for S3 path
Kyösti Mälkki
2017-08-10
sb/intel/i82801jx: Remove dead code
Arthur Heymans
2017-08-07
sb/intel/i82801jx: Add romstage smbus and i2c block operations
Arthur Heymans
2017-08-06
sb/intel/*: Use common SMBus functions
Arthur Heymans
2017-07-25
sb/intel/i82801jx: Add Interrupt pin and routing RCBA offsets macros
Arthur Heymans
2017-07-25
sb/intel/i82801jx: Route all PIRQ to INT11
Arthur Heymans
2017-07-24
sb/intel/i82801jx: Generate default fadt and madt
Arthur Heymans
2017-07-23
sb/intel/i82801jx: Add function to detect s3 resume
Arthur Heymans
2017-07-23
sb/intel/i82801jx: Add addition IO resources
Arthur Heymans
2017-07-21
I82801JX: Add IS_ENABLED around config options
Martin Roth
2017-07-21
sb/intel/i82801jx: Add correct PCI ids and change names
Arthur Heymans
2017-07-21
sb/intel/i82801jx: Copy i82801ix
Arthur Heymans