aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/romstage.c
AgeCommit message (Expand)Author
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-24fsp: Move fsp to fsp1_0Marc Jones
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-02-09Intel FSP platforms: Fix timestampsKyösti Mälkki
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-12-16CBMEM console: Fix boards with BROKEN_CAR_MIGRATEKyösti Mälkki
2014-07-30southbridge/intel: Add fsp_rangeley supportMartin Roth