summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x
AgeCommit message (Expand)Author
2017-09-20vboot: reset vbnv in cmos when cmos failure occursAaron Durbin
2017-09-20southbridge/intel/bd82x6x: refactor rtc failure checkingAaron Durbin
2017-09-19sb/intel/bd82x6x: Add awareness of ME's Alt Disable ModeNathaniel Roach
2017-09-14device: acpi_name() should take a const struct deviceAaron Durbin
2017-09-13sb/intel/bd82x6x: Add time-stamp around ME DRAM updateNathaniel Roach
2017-08-30sb/intel/*: add option to lockdown chipset on normal boot pathBill XIE
2017-08-29sb/intel/bd82x6x: make hotplug map consistent to remapped portsBill XIE
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-08-03intel/bd82x6x: Replace magic IOBP constants with known namesFelix Held
2017-07-16southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-06-27sb/intel/bd82x6x: Fill in acpi_namePatrick Rudolph
2017-06-16southbridge/bd82x6x - add GNVS var for trackpad IRQMatt DeVillier
2017-06-15Revert "sb/intel/bd82x6x: Disable unused bridges"Nico Huber
2017-06-13Consolidate reset API, add generic reset_prepare mechanismJulius Werner
2017-06-02sb/intel/bd82x6x: Disable unused bridgesPatrick Rudolph
2017-06-02sb/intel/bd82x6x/early_usb: Use register namePatrick Rudolph
2017-05-31sb/bd82x6x: add ACPI method to generate USB port infoMatt DeVillier
2017-05-21sb/intel/bd82x6x/finalize: Lock ETR3 CF9GRPatrick Rudolph
2017-05-05sb/intel/bd82x6x/bootblock: Use register namePatrick Rudolph
2017-05-05sb/intel/bd82x6x/finalize: Use register namePatrick Rudolph
2017-05-01nb/intel/sandybridge/gma: Set up OpRegion in nb codePatrick Rudolph
2017-02-23lynxpoint bd82x6x: Enable PCI-to-PCI bridgeKyösti Mälkki
2016-12-08buildsystem: Drop explicit (k)config.h includesKyösti Mälkki
2016-12-08sb/intel/bd82x6x: Add TCO_Lock in finalize stepDennis Wassenberg
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-12-06intel PCI ops: Remove explicit PCI MMCONF accessKyösti Mälkki
2016-10-07src/southbridge: Remove whitespace after sizeofElyes HAOUAS
2016-09-04southbridge/intel/bd82x6x: transition away from device_tAntonello Dettori
2016-08-31src/southbridge: Code formatingElyes HAOUAS
2016-08-28src/southbridge: Add required space before opening parenthesis '('Elyes HAOUAS
2016-08-19bd82x6x/pch: move global variables to static variables in functionsFelix Held
2016-08-08chromeos chipsets: select RTC usageAaron Durbin
2016-08-01Remove non-ascii & unprintable charactersMartin Roth
2016-07-31src/southbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-28bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh
2016-07-15southbridge/intel/bd82x6x: use common Intel ACPI hardware definitionsAaron Durbin
2016-02-23southbridge/intel/ibexpeak: Use common gpio.cPatrick Rudolph
2016-02-18southbridge/intel/bd82x6x/acpi: Fix IRQ warningsPatrick Rudolph
2016-02-18southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph
2016-02-12Make MRC vs native a config rather than making a separate chipset for it.Vladimir Serbinenko
2016-01-07Correct some common spelling mistakesMartin Roth
2016-01-03sb/intel/bd82x6x: Add missing PCIIDs for variants .Vladimir Serbinenko
2015-12-10ACPI: Fix IASL Warning about unused method for _TZ checksMartin Roth
2015-11-04sb/intel/bd82x6x: Assign unique bus/dev/fn for I/O APIC + HPETsNico Huber
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-16intel/southbridge/bd82x6x: Add option to set SPI VSCC registersNico Huber
2015-10-03sandybridge ivybridge: Treat native init as first class citizenAlexandru Gagniuc
2015-09-29intel: auto include intel/common/firmwareAaron Durbin
2015-09-16Move final Intel chipsets with ME to intel/common/firmwareMartin Roth
2015-09-02southbridge/bd82x6x: use new ssdt sata port generatorAlexander Couzens
2015-07-07timestamp: remove conditional #if CONFIG_COLLECT_TIMESTAMPSAaron Durbin
2015-06-24sandy/ivy: Include IRQ routes from platformKyösti Mälkki
2015-06-09Create i945-ivy smm tseg init based on ivy code.Vladimir Serbinenko
2015-06-05device_ops: add device_t argument to acpi_fill_ssdt_generatorAlexander Couzens
2015-06-05device_ops: add device_t argument to acpi_inject_dsdt_generatorAlexander Couzens
2015-06-04devicetree: Change scan_bus() prototype in device opsKyösti Mälkki
2015-06-04devicetree: Discriminate device ops scan_bus()Kyösti Mälkki
2015-05-29bd82x6x: Move calling of finalize() on resume to southbridge codeVladimir Serbinenko
2015-05-29Remove whitespace at the end of line.Vladimir Serbinenko
2015-05-29nvs: Add missing stdint.h include.Vladimir Serbinenko
2015-05-28Migrate 206ax to SMM_MODULESVladimir Serbinenko
2015-05-28igd.asl rewriteVladimir Serbinenko
2015-05-28Remove address from GPLv2 headersPatrick Georgi
2015-05-26acpi: Remove monolithic ACPIVladimir Serbinenko
2015-05-26bd82x6x: Merge common platform ASL code.Vladimir Serbinenko
2015-05-21Kill ENABLE_TPM.Vladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-05-20bd82x6x: Merge common apmc finalize procedure.Vladimir Serbinenko
2015-05-14bd82x6x, ibexpeak: Support fully locking ROM on S3 resume.Vladimir Serbinenko
2015-05-053rdparty: move to 3rdparty/blobsPatrick Georgi
2015-05-053rdparty: Move to blobsPatrick Georgi
2015-04-28Kconfig whitespace fixesMartin Roth
2015-04-28intel SMI handlers: Refactor GPI SMI/SCI routingKyösti Mälkki
2015-04-27kbuild: automatically include southbridgesStefan Reinauer
2015-04-20southbridge/intel/bd82x6x: Add LPC id 0x1e49 for B75 chipsetDamien Zammit
2015-04-20southbrige/intel/bd82x6x: add XHCI overcurrent map configNicolas Reinecke
2015-04-19southbrige/intel/bd82x6x: XHCI replace magic valuesNicolas Reinecke
2015-03-11x86 SMM: Replace weak prototypes with weak function stubKyösti Mälkki
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-02-01bd82x6x/xhci: Set mask of ports switchable between USB2 and USB3.Vladimir Serbinenko
2015-01-31southbridge/intel/bd82x6x native usb init: replace some magic valuesNicolas Reinecke
2015-01-06southbridge: Drop print_ implementation from non-romcc boardsStefan Reinauer
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2015-01-04smihandler.c: Fix doxygen errors in southbridge_smi_handlerMartin Roth
2014-12-07early_me_native.c: Remove unused pci_write_dword_ptr.Vladimir Serbinenko
2014-12-02Replace hlt with halt()Patrick Georgi
2014-11-25intel: Remove IRQ1 from possible PIRQ assignemnt.Vladimir Serbinenko
2014-11-23sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko
2014-11-19i82801ix,bd82x6x,ibexpeak: rewrite expresscard hotplugVladimir Serbinenko
2014-11-09ibexpeak, bd82x6x: Move to implicit length patchingVladimir Serbinenko
2014-11-08bd82x6x: Move to common FADT.Vladimir Serbinenko
2014-11-05soutbridge/*/bootblock: Use pci_dev_t over device_t typedefEdward O'Callaghan
2014-11-02intel/bd82x6x: Add new current for native USB portsDamien Zammit
2014-10-24sandy/ivy native: dedup romstage.c main()Vladimir Serbinenko
2014-10-22cmos: Rename the CMOS related functions.Gabe Black
2014-10-17lenovo/t520: Use native raminit over MRC blobNicolas Reinecke
2014-10-17bd82x6x: Consolidate common GNVS initVladimir Serbinenko
2014-10-17bd82x6x: Consolidate early native USB initVladimir Serbinenko
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 20:29:14 +0000