summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/pch.h
AgeCommit message (Expand)Author
2020-04-07sb/intel/bd82x6x/sata: Don't hard-code valuesFelix Singer
2020-04-04src/southbridge: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2020-01-14sb/intel/common: Declare common smbus_base() and enable_smbus()Kyösti Mälkki
2020-01-09sb/intel/common: Add smbus_set_slave_addr()Kyösti Mälkki
2019-12-14sb/intel/*: Remove romcc guardsArthur Heymans
2019-11-18sb/intel/bd82x6x: Make the pch_enable_lpc hook optionalArthur Heymans
2019-11-18nb/intel/sandybridge: Make the mainboard_rcba_config hook optionalArthur Heymans
2019-10-30src/southbridge: change "unsigned" to "unsigned int"Martin Roth
2019-10-01intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROLKyösti Mälkki
2019-09-30sb/intel/bd82x6x: Use common final SPI OPs setupArthur Heymans
2019-08-21southbridge/intel: Tidy up preprocessor and headersKyösti Mälkki
2019-07-18sb/intel/bd82x6x: Add and use more RCBA definesPatrick Rudolph
2019-05-29sb/intel/*: Delete early_spiPatrick Rudolph
2019-05-16nb/intel/sandybridge: Move DMI init codePatrick Rudolph
2019-05-16sb/intel/sandybridge/early_pch: Make DMI init more readablePatrick Rudolph
2019-04-18nb/intel/sandybridge: Move southbridge code to bd82x6xPatrick Rudolph
2019-04-16sb/intel/bd82x6x: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-01-14sb/intel: Use common RCBA MACROsPeter Lemenkov
2018-12-29sb/intel/bd828x6x: Make CONFIG_ELOG=y compileArthur Heymans
2018-12-03sb/intel/common: Create a common PCH finalise implementationTristan Corrick
2018-11-07sb/intel: Deduplicate vbnv_cmos_failed and rtc_initPatrick Rudolph
2018-10-18mb/lenovo/*/romstage: Use macros instead of magic numbersPeter Lemenkov
2018-09-21sb/intel/bd82x6x: Don't use device_tElyes HAOUAS
2018-07-28sb/intel/bd82x6x: Fix watchdogPatrick Rudolph
2018-06-21sb/intel/common: Make RCBA manipulation MACROs commonArthur Heymans
2018-06-21Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"Arthur Heymans
2018-05-24src: Remove space after `defined`Elyes HAOUAS
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2018-03-28sb/intel/common: Add common code for SMM setup and smihandlerArthur Heymans
2018-02-27sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common locationArthur Heymans
2018-01-23sb/intel/bd82x6x: Reduce function-disable messNico Huber
2017-12-07intel/bd82x6x: Fix a small mistake in DIR_ROUTETobias Diedrich
2017-09-20southbridge/intel/bd82x6x: refactor rtc failure checkingAaron Durbin
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-07-16southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth
2017-06-02sb/intel/bd82x6x/early_usb: Use register namePatrick Rudolph
2017-05-21sb/intel/bd82x6x/finalize: Lock ETR3 CF9GRPatrick Rudolph
2017-05-05sb/intel/bd82x6x/finalize: Use register namePatrick Rudolph
2016-12-08sb/intel/bd82x6x: Add TCO_Lock in finalize stepDennis Wassenberg
2016-09-04southbridge/intel/bd82x6x: transition away from device_tAntonello Dettori
2016-07-30chromeos mainboards: remove chromeos.aslAaron Durbin
2016-07-15southbridge/intel/bd82x6x: use common Intel ACPI hardware definitionsAaron Durbin
2016-02-18southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph
2015-11-04sb/intel/bd82x6x: Assign unique bus/dev/fn for I/O APIC + HPETsNico Huber
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-06-09Create i945-ivy smm tseg init based on ivy code.Vladimir Serbinenko
2015-05-28Migrate 206ax to SMM_MODULESVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-28intel SMI handlers: Refactor GPI SMI/SCI routingKyösti Mälkki
2015-04-20southbrige/intel/bd82x6x: add XHCI overcurrent map configNicolas Reinecke
2015-04-19southbrige/intel/bd82x6x: XHCI replace magic valuesNicolas Reinecke
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-01-31southbridge/intel/bd82x6x native usb init: replace some magic valuesNicolas Reinecke
2014-11-23sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko
2014-10-24sandy/ivy native: dedup romstage.c main()Vladimir Serbinenko
2014-10-17bd82x6x: Consolidate early native USB initVladimir Serbinenko
2014-10-16bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.Vladimir Serbinenko
2014-07-29sandy/ivybridge: Native raminit.Vladimir Serbinenko
2013-06-03Intel BD82x6x: LPC: Unify I/O APIC setupPaul Menzel
2013-05-10Drop prototype guarding for romccStefan Reinauer
2013-03-17Add bd82x6x PCH functions to SMMMarc Jones
2013-03-09Add Intel Panther Point USB3 initializationMarc Jones
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-11-12SPI: Add early romstage SPI driver using hardware sequencingDuncan Laurie
2012-11-12SPI: Add Fast Read to the OPMENU for locked down SPIDuncan Laurie
2012-11-09PCH: Add register descriptions used by IGD OpRegionStefan Reinauer
2012-10-08hpet: common ACPI generationPatrick Georgi
2012-08-04Perform additional programming requirements for SATAStefan Reinauer
2012-07-26SATA: Add option to configure gen3 transmitterDuncan Laurie
2012-07-25ELOG: Log boot-time events found in southbridgeDuncan Laurie
2012-07-24CPU: Set flex ratio to nominal TDP ratio in bootblockDuncan Laurie
2012-05-01Add an option to enable PCIe root port coalescingDuncan Laurie
2012-04-04Add support for Intel Panther Point PCHStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-14 03:17:13 +0000