aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/pch.h
AgeCommit message (Expand)Author
2015-04-28intel SMI handlers: Refactor GPI SMI/SCI routingKyösti Mälkki
2015-04-20southbrige/intel/bd82x6x: add XHCI overcurrent map configNicolas Reinecke
2015-04-19southbrige/intel/bd82x6x: XHCI replace magic valuesNicolas Reinecke
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-01-31southbridge/intel/bd82x6x native usb init: replace some magic valuesNicolas Reinecke
2014-11-23sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko
2014-10-24sandy/ivy native: dedup romstage.c main()Vladimir Serbinenko
2014-10-17bd82x6x: Consolidate early native USB initVladimir Serbinenko
2014-10-16bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.Vladimir Serbinenko
2014-07-29sandy/ivybridge: Native raminit.Vladimir Serbinenko
2013-06-03Intel BD82x6x: LPC: Unify I/O APIC setupPaul Menzel
2013-05-10Drop prototype guarding for romccStefan Reinauer
2013-03-17Add bd82x6x PCH functions to SMMMarc Jones
2013-03-09Add Intel Panther Point USB3 initializationMarc Jones
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-11-12SPI: Add early romstage SPI driver using hardware sequencingDuncan Laurie
2012-11-12SPI: Add Fast Read to the OPMENU for locked down SPIDuncan Laurie
2012-11-09PCH: Add register descriptions used by IGD OpRegionStefan Reinauer
2012-10-08hpet: common ACPI generationPatrick Georgi
2012-08-04Perform additional programming requirements for SATAStefan Reinauer
2012-07-26SATA: Add option to configure gen3 transmitterDuncan Laurie
2012-07-25ELOG: Log boot-time events found in southbridgeDuncan Laurie
2012-07-24CPU: Set flex ratio to nominal TDP ratio in bootblockDuncan Laurie
2012-05-01Add an option to enable PCIe root port coalescingDuncan Laurie
2012-04-04Add support for Intel Panther Point PCHStefan Reinauer
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-16 02:22:16 +0000