aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/chip.h
AgeCommit message (Expand)Author
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-20southbrige/intel/bd82x6x: add XHCI overcurrent map configNicolas Reinecke
2015-02-01bd82x6x/xhci: Set mask of ports switchable between USB2 and USB3.Vladimir Serbinenko
2014-11-23sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko
2014-11-19i82801ix,bd82x6x,ibexpeak: rewrite expresscard hotplugVladimir Serbinenko
2014-11-08bd82x6x: Move to common FADT.Vladimir Serbinenko
2014-01-12ibexpeak / bd82x6x: Make SATA mode user-visible option.Vladimir Serbinenko
2013-03-17bd82x6x: Add config option to force SATA link to different speeds.Shawn Nematbakhsh
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-11-12Add bd82x6x mainboards ASPM overrides.Marc Jones
2012-08-22Auto-declare chip_operationsKyösti Mälkki
2012-07-26SATA: Add option to configure gen3 transmitterDuncan Laurie
2012-05-01Add an option to enable PCIe root port coalescingDuncan Laurie
2012-04-04Add support for Intel Panther Point PCHStefan Reinauer
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 15:56:54 +0000