index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
bd82x6x
/
azalia.c
Age
Commit message (
Expand
)
Author
2017-06-27
sb/intel/bd82x6x: Fill in acpi_name
Patrick Rudolph
2016-08-31
src/southbridge: Code formating
Elyes HAOUAS
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2014-09-13
azalia: Shrink boilerplate
Vladimir Serbinenko
2014-07-08
southbridge: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2013-08-09
intel/sandybridge intel/bd82x6x: remove explicit pcie config accesses
Kyösti Mälkki
2013-08-02
Remove unnecessary space characters.
Andrew Wu
2013-03-17
Intel HD Audio: clean up initialization code
Stefan Reinauer
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-08-07
bd82x6x: Add beep commands
Dylan Reid
2012-07-24
bd82x6x: Convert all PCI ID lists to new scheme
Stefan Reinauer
2012-04-04
Add support for Intel Panther Point PCH
Stefan Reinauer