summaryrefslogtreecommitdiff
path: root/src/southbridge/amd
AgeCommit message (Expand)Author
2013-03-06AMD SB800: don't switch clock from 14 to 48 MHz for smscsuperioJens Rottmann
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2013-02-25AMD Southbridge: Add RTC init to lpc_initMike Loptien
2013-02-23AMD/Persimmon: Add RTC init to CIMX SB800Mike Loptien
2013-02-21AMD S3: Introduce Kconfig variable 'S3_DATA_SIZE'Zheng Bao
2013-02-20Whitespace: Replace tab character in license text with two spacesPaul Menzel
2013-02-19build system: Retire REQUIRES_BLOBPatrick Georgi
2013-02-19AMD S3: Change S3_VOLATILE_POS to S3_DATA_POSZheng Bao
2013-02-18AMD S3: Fix typo vol*a*tile in southbridge KconfigZheng Bao
2013-02-11spi.h: Rename the spi.h to spi-generic.hZheng Bao
2013-01-22Hudson: Legacy free question is hudson onlyMartin Roth
2013-01-21Hudson: Cleanup - change SB800 references to hudsonMartin Roth
2013-01-21Hudson: Changes to support agesa/hudson for legacy freeMartin Roth
2013-01-21Hudson: Changes to agesa/hudson FADT for ACPI 3.0Martin Roth
2013-01-09Fix typo in SB800 Kconfig for IMC positionMartin Roth
2012-12-30rs780: Implement `rs780_internal_gfx_disable` and add .disable pcie_opsDenis 'GNUtoo' Carikli
2012-12-29Add AMD Hudson blobs by CONFIG_REQUIRES_BLOBS dependencyMarc Jones
2012-12-28USBDEBUG: Enable the EHCI in AMD SouthbridgeZheng Bao
2012-12-19No need to contact AMD for firmware anymorePatrick Georgi
2012-12-14AMD S3: Rename generated s3.rom for make cleanZheng Bao
2012-12-12SB800: Add IMC ROM and fan control.Martin Roth
2012-12-12Rename generated hudson_romsig.bin for make cleanMartin Roth
2012-12-12Fix SPI BAR special case in lpc_set_resourcesMartin Roth
2012-12-12Claim the SPI bus before writes if the IMC ROM is presentMartin Roth
2012-12-01Drop TINY_BOOTBLOCKKyösti Mälkki
2012-11-30AMD S3: Leverage the public SPI routineZheng Bao
2012-11-28Remove assembly coded log2 functionRonald G. Minnich
2012-11-27Enable the FCH GPP port prior to device enumerationDave Frodin
2012-11-27Get rid of drivers classPatrick Georgi
2012-11-20Unify use of bool config variablesStefan Reinauer
2012-11-09Get rid of hard coded strings in ACPI tablesStefan Reinauer
2012-11-07Fix whitespace issue with help message in Kconfig fileDave Frodin
2012-10-08hpet: common ACPI generationPatrick Georgi
2012-10-07Remove chip.h files without config structureKyösti Mälkki
2012-09-28AMD Hudson: Printf the high address as unsigned integerZheng Bao
2012-09-24AMD hudson: Round the float pointing number to integerZheng Bao
2012-09-19cimx sb700: change Platform.h to remove some warningsSiyuan Wang
2012-09-17AMD Hudson: use awk to calulate instead of exprZheng Bao
2012-08-30AMD S3: The offset of the nv storage depends on config.hZheng Bao
2012-08-28AMD hudson: Complete the missing ruleZheng Bao
2012-08-27SB700/SP5100: This configures the HPET clock period.Dave Frodin
2012-08-27AMD Hudson: Move the combining firmware from Python to sh.Zheng Bao
2012-08-22Auto-declare chip_operationsKyösti Mälkki
2012-08-08Cleanup coreboot memory table includesKyösti Mälkki
2012-08-06AMD RS690: mark MMCONF resource as reserved MEMKyösti Mälkki
2012-08-05AMD SB: Call the rtc update if needed (Propagation)zbao
2012-08-05AMD S3: Remove the hardcoded volatile positionzbao
2012-08-02AMD hudson: Call the rtc update if needed.zbao
2012-08-02AMD K8 and AMDFAM10, GFXUMA: drop use of uma_memory_baseKyösti Mälkki
2012-07-26Refactor driver structsPatrick Georgi
2012-07-24cs5536: add smbus support in ramstageChristian Gmeiner
2012-07-22Trinity wrapper code improvement.zbao
2012-07-16Define global uma_memory variablesKyösti Mälkki
2012-07-14AGESA F15 wrapper for Hudson.zbao
2012-07-03Fix AMD S3 block generator on CygwinPatrick Georgi
2012-07-03AGESA F15 wrapper for Trinityzbao
2012-06-12Update SB800 CIMX FADTMartin Roth
2012-05-24cbtypes.h: Unify cbtypes.h used in AMD board's codeVikram Narayanan
2012-05-15Fix fadt legacy free setting.Marc Jones
2012-05-12Add legacy free setting and override to fadt.cMarc Jones
2012-05-12Merge sb800 fadt fixes from South Station mainboard to southbridge fadt.Marc Jones
2012-05-10Unmark source files as executablesAlec Ari
2012-05-09Move fadt.c to the cimx sb800 southbridge directory to be shared.Marc Jones
2012-05-09Add simple PMIO & PMIO2 read/write routines to CIMX wrapperMartin Roth
2012-05-08Some more #if cleanupPatrick Georgi
2012-05-08Clean up #ifsPatrick Georgi
2012-04-19Do not produce temp s3.rom if the board doesn't need it.zbao
2012-04-17More portable s3 scratch space creationPatrick Georgi
2012-04-12Add Southbridge support for S3.zbao
2012-04-12Unify IO APIC address specificationPatrick Georgi
2012-04-02Add sb800 spi support.zbao
2012-03-07Move C labels to start-of-linePatrick Georgi
2012-02-29AMD southbridge: remove sp5100Kyösti Mälkki
2012-02-22amd/sb600: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-20Force SB600 bootblock to use I/O for PCI configDave Frodin
2012-02-20Force SB700 bootblock code to use I/O for PCI config cycles.Dave Frodin
2012-02-20Force SB800 bootblock to use I/O for PCI configDave Frodin
2012-02-20Fixes Fam10/SR5650 cpu not recognized message.Dave Frodin
2012-02-17amd/sb700: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-17amd/sb800: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-17amd/amd8111: Move HAVE_HARD_RESET to southbridgePatrick Georgi
2012-02-16SB700 southbridge: AMD SB700/SP5100 southbridge CIMX wrapperKerry Sheh
2012-02-02CIMX wrapper: remove redudant traversing sb800 and sb900 CIMX dirKerry Sheh
2012-01-08rs780: correct comment in switching_gpp_configurations()Jonathan A. Kollasch
2012-01-05rs780: use bitwise rather than boolean notJonathan A. Kollasch
2012-01-05rs780: power down GPPSB SB lane pads in correct PCIe coreJonathan A. Kollasch
2011-12-21Persimmon audio codec verb patch.Marc Jones
2011-12-06Fix AMD 8132 and 8151 southbridge buildsKyösti Mälkki
2011-12-05RS780: print the vgainfoDenis 'GNUtoo' Carikli
2011-11-01remove trailing whitespaceStefan Reinauer
2011-10-31Fix usb debug dongle supportSven Schnelle
2011-10-30Fix gcc 4.6.1 breakage of southbridge/amd/sr5650/pcie.c.Stefan Reinauer
2011-10-28Get rid of the old romstage-as-bootblock ROM layoutPatrick Georgi
2011-10-28sb600: Implement EHCI workaroundPatrick Georgi
2011-10-27Added smbus block read/write for amd8111Oskar Enoksson
2011-10-23SB800: Hide unused gpp portsKerry Sheh
2011-10-15AMD CPU and chipset fixes for compilation with gcc 4.6Stefan Reinauer
2011-10-14Fix AMD SB800 (cimx) southbridge code to compile with gcc 4.6Stefan Reinauer
2011-10-13amd/sb600: Enable COM2 at all times in early setupPatrick Georgi
2011-10-12SB800 RAID: add kconfig option RAID_MISC_ROM_POSITIONKerry Sheh
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 02:49:32 +0000