index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
amd
/
sr5650
Age
Commit message (
Expand
)
Author
2016-01-04
sb/amd/sr5650: Correctly locate CPU MMCONFIG resource
Timothy Pearson
2015-12-18
southbridge/amd/sr5650: Add MCFG ACPI table support
Timothy Pearson
2015-12-13
amd/[nb/fam10|sb/sr5650]: Minor cosmetic changes
Timothy Pearson
2015-12-08
sb/amd/sr5650: Allow resource allocator to assign bus numbers
Timothy Pearson
2015-11-26
southbridge/amd/sr5650: Use correct PCI configuration block offset
Timothy Pearson
2015-11-23
southbridge/amd/sr5650: Hide clock configuration device after setup is complete
Timothy Pearson
2015-11-23
southbridge/amd/sr5650: Add IOMMU support
Timothy Pearson
2015-11-15
src/southbridge/amd/sr5650: Always configure lane director on startup
Timothy Pearson
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-26
southbridge/amd/sr5650: Add AMD Family 15h CPU support
Timothy Pearson
2015-10-24
southbridge/amd/sr5650: Fix hardcoded printk() function names in pcie.c
Timothy Pearson
2015-10-24
southbridge/amd/sr5650: Fix boot failure on ASUS KGPE-D16
Timothy Pearson
2015-10-24
southbridge/amd/sr5650: Add optional delay after link training
Timothy Pearson
2015-10-23
southbridge/amd/sr5650: Fix GPP3a link training in higher width modes
Timothy Pearson
2015-10-16
southbridge/amd/sr5650: Remove unnecessary register configuration
Timothy Pearson
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-27
kbuild: automatically include southbridges
Stefan Reinauer
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2014-12-17
southbridge/amd amd81XX, cs553X & sr5650 spelling fixes
Martin Roth
2014-12-09
southbridge/amd/sr5650/sr5650.c: Fix bitwise logic and mask in loop
Edward O'Callaghan
2014-07-29
Uniformly spell frequency unit symbol as Hz
Elyes HAOUAS
2013-04-11
AMD RS780, SR5650: PcieTrainPort: Fix typo *i*gnoring in comment
Paul Menzel
2013-03-22
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-11-27
Get rid of drivers class
Patrick Georgi
2012-11-20
Unify use of bool config variables
Stefan Reinauer
2012-08-22
Auto-declare chip_operations
Kyösti Mälkki
2012-05-08
Some more #if cleanup
Patrick Georgi
2012-02-20
Fixes Fam10/SR5650 cpu not recognized message.
Dave Frodin
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-10-30
Fix gcc 4.6.1 breakage of southbridge/amd/sr5650/pcie.c.
Stefan Reinauer
2011-07-22
Update AMD SR5650 and SB700
efdesign98
2011-03-27
Add AMD SR56x0 support.
Zheng Bao