index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
amd
/
cimx
/
sb800
Age
Commit message (
Expand
)
Author
2013-10-22
usbdebug: Fix boards without EARLY_CBMEM_INIT
Kyösti Mälkki
2013-09-11
CBMEM: Backup top_of_ram instead of cbmem_toc
Kyösti Mälkki
2013-08-24
Add pci_devfn_t and use with __SIMPLE_DEVICE__
Kyösti Mälkki
2013-08-16
Correct spelling of shadow, setting and memory
Paul Menzel
2013-08-10
usbdebug: Fix AMD cimx/sb700 cimx/sb800
Kyösti Mälkki
2013-08-07
usbdebug: Support AMD cimx/sb700 cimx/sb800 once again
Kyösti Mälkki
2013-08-01
Add directive __SIMPLE_DEVICE__
Kyösti Mälkki
2013-07-01
usbdebug: Drop duplicates of EHCI BAR relocation code
Kyösti Mälkki
2013-06-17
AMD southbridges: Move HAVE_HARD_RESET
Kyösti Mälkki
2013-04-18
AMD/SB800: Define the GPP PCIe lane distribution
Dave Frodin
2013-04-15
Fam14 DSDT: Also return for unrecognized UUID in _OSC
Mike Loptien
2013-04-11
Persimmon/Fam14/SB800 DSDT: Split into common areas
Mike Loptien
2013-04-01
AMD hudson & SB800 - Fix issues with mawk
Martin Roth
2013-03-29
AMD CIMx SB800: Update Kconfig help texts to new SATA mode default
Paul Menzel
2013-03-22
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-12
AMD CIMx SB800: Enable AHCI mode for SATA controller by default
Paul Menzel
2013-03-06
AMD SB800: don't switch clock from 14 to 48 MHz for smscsuperio
Jens Rottmann
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-02-23
AMD/Persimmon: Add RTC init to CIMX SB800
Mike Loptien
2013-02-21
AMD S3: Introduce Kconfig variable 'S3_DATA_SIZE'
Zheng Bao
2013-02-19
AMD S3: Change S3_VOLATILE_POS to S3_DATA_POS
Zheng Bao
2013-02-18
AMD S3: Fix typo vol*a*tile in southbridge Kconfig
Zheng Bao
2013-02-11
spi.h: Rename the spi.h to spi-generic.h
Zheng Bao
2013-01-09
Fix typo in SB800 Kconfig for IMC position
Martin Roth
2012-12-28
USBDEBUG: Enable the EHCI in AMD Southbridge
Zheng Bao
2012-12-19
No need to contact AMD for firmware anymore
Patrick Georgi
2012-12-12
SB800: Add IMC ROM and fan control.
Martin Roth
2012-12-12
Fix SPI BAR special case in lpc_set_resources
Martin Roth
2012-12-12
Claim the SPI bus before writes if the IMC ROM is present
Martin Roth
2012-11-30
AMD S3: Leverage the public SPI routine
Zheng Bao
2012-11-28
Remove assembly coded log2 function
Ronald G. Minnich
2012-11-27
Enable the FCH GPP port prior to device enumeration
Dave Frodin
2012-11-27
Get rid of drivers class
Patrick Georgi
2012-11-09
Get rid of hard coded strings in ACPI tables
Stefan Reinauer
2012-10-07
Remove chip.h files without config structure
Kyösti Mälkki
2012-08-30
AMD S3: The offset of the nv storage depends on config.h
Zheng Bao
2012-08-22
Auto-declare chip_operations
Kyösti Mälkki
2012-08-05
AMD SB: Call the rtc update if needed (Propagation)
zbao
2012-07-03
AGESA F15 wrapper for Trinity
zbao
2012-06-12
Update SB800 CIMX FADT
Martin Roth
2012-05-24
cbtypes.h: Unify cbtypes.h used in AMD board's code
Vikram Narayanan
2012-05-15
Fix fadt legacy free setting.
Marc Jones
2012-05-12
Add legacy free setting and override to fadt.c
Marc Jones
2012-05-12
Merge sb800 fadt fixes from South Station mainboard to southbridge fadt.
Marc Jones
2012-05-09
Move fadt.c to the cimx sb800 southbridge directory to be shared.
Marc Jones
2012-05-08
Clean up #ifs
Patrick Georgi
2012-04-12
Add Southbridge support for S3.
zbao
2012-04-12
Unify IO APIC address specification
Patrick Georgi
2012-04-02
Add sb800 spi support.
zbao
2012-02-02
CIMX wrapper: remove redudant traversing sb800 and sb900 CIMX dir
Kerry Sheh
2011-12-21
Persimmon audio codec verb patch.
Marc Jones
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-10-23
SB800: Hide unused gpp ports
Kerry Sheh
2011-10-14
Fix AMD SB800 (cimx) southbridge code to compile with gcc 4.6
Stefan Reinauer
2011-10-12
SB800 RAID: add kconfig option RAID_MISC_ROM_POSITION
Kerry Sheh
2011-10-12
SB800: Sata Enable bus master and enable ahci for AHCI/RAID mode
Kerry Sheh
2011-10-12
sb800: Add Kconfig option ENABLE_IDE_COMBINED_MODE
Kerry Sheh
2011-10-11
mainboard: complete the sb800 devicetree even device is off
Kerry Sheh
2011-10-11
sb800: Add sata ahci/raid mode kconfig option
Kerry Sheh
2011-09-15
AMD SB800 early console use fix
efdesign98
2011-09-07
AMD SB800 southbridge update
Kerry She
2011-09-07
AMD F14 southbridge update
Kerry She
2011-07-14
Move AMD SB800 early clock setup.
Scott Duplichan
2011-07-14
Set SB800 ROM decode size based on kconfig.
Marc Jones
2011-06-29
amd southbirdge sb800 wrapper, pci bridge fix
Kerry She
2011-06-22
Rename {CPU|NB|SB}/amd/*_wrapper folders
efdesign98