summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2021-02-07soc/amd/stoneyridge: remove STONEYRIDGE_ prefix of ACPI_IO_BASE defineFelix Held
2021-02-07soc/intel/broadwell: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-07soc/amd/cezanne/romstage: Store early dram regionRaul E Rangel
2021-02-07soc/amd/picasso: Move memmap_early_dram to common blocksRaul E Rangel
2021-02-07soc/amd/cezanne/Makefile.inc: Fix indentationRaul E Rangel
2021-02-07soc/amd/cezanne/pcie_gpp: scan internal PCI busesFelix Held
2021-02-07soc/amd/cezanne/chip: add PCI bus scanningFelix Held
2021-02-07soc/intel/broadwell: Convert to ASL 2.0 syntaxElyes HAOUAS
2021-02-06drivers/intel/fsp2_0: Add support for MP services2 PPIAamir Bohra
2021-02-06intel: Rename config FSP_USES_MP_SERVICES_PPI to MP_SERVICES_PPIFurquan Shaikh
2021-02-06intel: Drop FSP_PEIM_TO_PEIM_INTERFACEFurquan Shaikh
2021-02-06soc/intel/broadwell: Conditionally skip PRE_GRAPHICS_DELAYKyösti Mälkki
2021-02-06soc/amd/stoneyridge: Create chipset_power_state in romstageKyösti Mälkki
2021-02-06sb,soc/intel: Add wake source fields in GNVSKyösti Mälkki
2021-02-05soc/amd/picasso: add UPD for RV2 USB3 phy setting adjustChris Wang
2021-02-05soc/amd/cezanne/iomap: move MMIO range comment above MMIO rangesFelix Held
2021-02-05soc/amd/cezanne/fch: add ACPI I/O port setupFelix Held
2021-02-05soc/amd/picasso: remove PICASSO_ACPI_IO_BASE Kconfig optionFelix Held
2021-02-05soc/intel/broadwell: Convert some CONFIG(CHROMEOS) preprocessorKyösti Mälkki
2021-02-05soc/amd/cezanne: populate some FSP-M UPDsFelix Held
2021-02-05soc/amd/common: Refactor single GPIO programmingKyösti Mälkki
2021-02-05soc/amd/common: Separate single GPIO programmingKyösti Mälkki
2021-02-05soc/mediatek/mt8192: Use LZ4 compression for MCUsYu-Ping Wu
2021-02-05soc/intel/xeon_sp/cpx: Override SMBIOS type 4 max speedTim Chu
2021-02-05soc/intel/skylake/acpi/irqlinks.asl: Fix typo in commentElyes HAOUAS
2021-02-05soc/intel/alderlake: Refactor PCIE port configEric Lai
2021-02-05soc/intel/broadwell/pch/lpc.c: Program GEN_PMCON_3 in one writeAngel Pons
2021-02-04soc/amd/common/block/acpi/pm_state: add missing includeFelix Held
2021-02-04soc/amd/picasso/fch: add missing iomap.h includeFelix Held
2021-02-04drivers/intel/fsp2_0: Fix running on x86_64Patrick Rudolph
2021-02-04acpi: Add support for reporting CrashLog in BERT tableFrancois Toguo
2021-02-04src: Remove useless comments in "includes" linesElyes HAOUAS
2021-02-04soc/amd/picasso: Fix copy-paste error in macro definitionsAngel Pons
2021-02-04soc/intel/tigerlake: Drops 100ms delay in TBT PCIe root ports _PS0John Zhao
2021-02-04src: Remove unused <bootstate.h>Elyes HAOUAS
2021-02-04src: Remove unused <cbfs.h>Elyes HAOUAS
2021-02-04soc/qualcomm/sc7180/aop_load_reset.c: Add missing <program_loading.h>Elyes HAOUAS
2021-02-04soc/mediatek/mt8192/spm.c: Add missing <string.h>Elyes HAOUAS
2021-02-04soc/amd/picasso: set GPE0_LIMIT to 32 and move definitions to registersFelix Held
2021-02-04amd/common/block/acpi/pm_state: fix comparison in get_index_bitFelix Held
2021-02-03soc/intel/tgl: Add configurable value for ConfigTdpLevelDerek Huang
2021-02-03soc/amd: rename sb_init_acpi_ports to fch_init_acpi_portsFelix Held
2021-02-03soc/amd/cezanne: remove UART2/3 AOAC device offsetsFelix Held
2021-02-03soc/amd/picasso: clean up and re-sort UPD tableChris Wang
2021-02-03amdfwtool:cezanne: Add entry of PSP_BOOTLOADER_AB (0x73)Zheng Bao
2021-02-03pci_ids/intel: Add missing CFL-S GT1 IGD IDsNico Huber
2021-02-03pci_ids/intel: Correct 0x3e96, it's a CFL-S partNico Huber
2021-02-03src: Remove unused <boardid.h>Elyes HAOUAS
2021-02-03src: Remove unused <cbmem.h>Elyes HAOUAS
2021-02-03soc/ti/am335x/header.c: Add missing includeElyes HAOUAS
2021-02-03intel/xeon_sp: Select TPM_STARTUP_IGNORE_POSTINIT if INTEL_TXT is selectedJohnny Lin
2021-02-03soc/intel: Fix compilation on x86_64Patrick Rudolph
2021-02-02soc/amd/picasso/pcie_gpe: use PICM instead of PMOD in APCI codeFelix Held
2021-02-02soc/amd/picasso/include/soc/southbridge: remove PM_USB_ENABLE definesFelix Held
2021-02-02soc/intel/baytrail,braswell: Drop TOLM from GNVSKyösti Mälkki
2021-02-02soc/intel/baytrail,braswell: Sync PCI memory region in ASLKyösti Mälkki
2021-02-01soc/amd/common: Use only byte access for old GPIOKyösti Mälkki
2021-02-01soc/amd/picasso/fch.c: Remove unused <acpi/acpi_pm.h>Elyes HAOUAS
2021-02-01soc/amd/common: Drop ACPIMMIO GPIO bank separationKyösti Mälkki
2021-02-01soc/intel/broadwell/gma.c: Add missing `break` in switchAngel Pons
2021-02-01soc/mediatek/mt8192: Enlarge DRAM_INIT_CODE sizeYu-Ping Wu
2021-02-01soc/intel/skylake/Kconfig: Remove duplicated INTEL_DESCRIPTOR_MODE_CAPABLEElyes HAOUAS
2021-02-01src/soc/intel: Remove CPU_INTEL_COMMON_SMM selectionElyes HAOUAS
2021-02-01src: Remove unused <cpu/x86/smm.h>Elyes HAOUAS
2021-02-01soc/samsung/exynos{5250,5420}/include/soc/cpu.h: Add missing includeElyes HAOUAS
2021-02-01soc/intel/alderlake: Create separate Kconfig for CLKSRC and CLKREQSubrata Banik
2021-02-01soc/amd: Drop PCNT from GNVSKyösti Mälkki
2021-02-01soc/intel/elkhartlake: Config PlatformDebugConsentFrans Hendriks
2021-02-01soc/intel/common/sata: Add support for Cannon Lake SATA (HALO)Erik van den Bogaert
2021-02-01soc/amd/stoneyridge/acpi: Convert to ASL 2.0 syntaxElyes HAOUAS
2021-02-01soc/intel/broadwell/pch/sata.c: Don't enable Bus MasterAngel Pons
2021-02-01soc/intel/*: Get rid of custom microcode cachingPatrick Rudolph
2021-02-01soc/intel/xeon_sp: Use native CAR teardownArthur Heymans
2021-02-01drivers/intel/fsp2_0: Use coreboot postcar with FSP-TArthur Heymans
2021-01-31soc/intel/*: drop incomplete and unneeded check for DMI SRLOCKMichael Niewöhner
2021-01-31soc/amd/common/block/aoac: expand acronym in Kconfig help textFelix Held
2021-01-31soc/amd/cezanne/Kconfig: select common PSP gen2 supportFelix Held
2021-01-31soc/amd/picasso/psp: move soc_get_mbox_address to common PSP gen2 codeFelix Held
2021-01-31soc/amd/stoneyridge/psp: fix check of MSR_PSP_ADDR contentsFelix Held
2021-01-31soc/amd/picasso/psp: fix check of MSR_PSP_ADDR contentsFelix Held
2021-01-31soc/amd/*/psp: move MSR_CU_CBBCFG to common and rename to MSR_PSP_ADDRFelix Held
2021-01-31soc/amd/stoneyridge/southbridge: move PSP BAR hide bit to its registerFelix Held
2021-01-31soc/amd/cezanne: add soc/cpu.h with CPUID define for Cezanne A0 steppingFelix Held
2021-01-30soc/intel/broadwell/pch: Drop some `config_of` usesAngel Pons
2021-01-30soc/intel/broadwell: Move `ramstage.c` to PCH scopeAngel Pons
2021-01-30soc/intel/broadwell: Make `broadwell_init_pre_device` staticAngel Pons
2021-01-30soc/intel: Replace `SA_PCIEX_LENGTH` Kconfig optionsAngel Pons
2021-01-30soc/intel/broadwell: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30soc/intel/broadwell: Use common SMBus codeAngel Pons
2021-01-30soc/intel/{baytrail,broadwell} Fix building with refcode blobsAngel Pons
2021-01-30soc/amd,intel: Drop leftover GNVS includesKyösti Mälkki
2021-01-30soc/amd/stoneyridge/southbridge: replace southbridge prefix with fchFelix Held
2021-01-30soc/amd/cezanne: add use result of acpi_is_wakeup_s3() in FSP callsFelix Held
2021-01-30soc/amd/picasso/chip: add missing acpi/acpi.h includeFelix Held
2021-01-30soc/intel/common/block: Create PCIE related macrosSubrata Banik
2021-01-30soc/intel/alderlake: Remove pch.h from SoC directorySubrata Banik
2021-01-30soc/amd/piasso/data_fabric: rename data_fabric_read_reg32Felix Held
2021-01-30soc/amd/picasso/data_fabric: factor out indirect address/index writeFelix Held
2021-01-29soc/amd/cezanne: add empty ramstage FCH supportFelix Held
2021-01-29soc/amd/picasso/fch: replace southbridge prefix with fchFelix Held