summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2015-07-29skylake: provide pcr helper to get a port's register spaceAaron Durbin
2015-07-29skylake: prefix the gpio functions with 'gpio_'Aaron Durbin
2015-07-29skylake: remove unused types and definitions in gpio.hAaron Durbin
2015-07-29t210: lp0_resume: implement MBIST workaroundYen Lin
2015-07-29intel/braswell: fix buildJenny TC
2015-07-29BCRD2: Enable PMIC SVID configJenny TC
2015-07-29skylake: remove the redundant fspNotify in chip final.robbie zhang
2015-07-29skylake: Rework microcode include pathDuncan Laurie
2015-07-24skylake: Fix building without serial consoleDuncan Laurie
2015-07-24tegra210: Fix parameter order of write32()Stefan Reinauer
2015-07-24tegra lp0: fix checkpatch errorsStefan Reinauer
2015-07-23t210: audio: add CLK_V_EXTPERIPH1 clockYen Lin
2015-07-23t210: Enable WRAP to INCR burst type conversion in MSELECTYen Lin
2015-07-23t210: implement MBIST workaroundYen Lin
2015-07-23t210: lp0_resume: set CAR2PMC_CPU_ACK_WIDTH to 0Yen Lin
2015-07-23t210: change memlayout.ldYen Lin
2015-07-23intel: common: Let mainboard supplement FSP memory infoDuncan Laurie
2015-07-23intel/common: Add SMBIOS memory widthLee Leahy
2015-07-23skylake: sanitize pcr header for ACPI and assemblerAaron Durbin
2015-07-23skylake: provide more clarity for PCR accessAaron Durbin
2015-07-21intel/fsp_baytrail: Support Baytrail FSP Gold4 releaseYork Yang
2015-07-21t132: Correct dma_busy functionTom Warren
2015-07-21t210: Add tegra_lp0_resume codeYen Lin
2015-07-21t210: Correct device MMIO rangeJimmy Zhang
2015-07-21skylake: add global reset cause registers to power stateAaron Durbin
2015-07-21skylake: take into account deep s3 in power failure checkAaron Durbin
2015-07-21skylake: read out and report full width of gen_pmcon registersAaron Durbin
2015-07-21Glados: Update Serial IO modes in devicetreeNaveen Krishna Chatradhi
2015-07-21intel/skylake: support 32bit uart8250_mem driver in romstageNaveen Krishna Chatradhi
2015-07-21intel/common: remove printk in pre_console_init()rsatapat
2015-07-21Skylake: Initialize GPIOs for UART2rsatapat
2015-07-21Skylake: Only support UART2 as debug port, clean up the restNaveen Krishna Chatradhi
2015-07-21intel fsp: remove CHIPSET_RESERVED_MEM_BYTESAaron Durbin
2015-07-21Braswell: Remove GOP from normal boot mode.Abhay Kumar
2015-07-21skylake: re-enable PCIe L1 sub statesAaron Durbin
2015-07-21skylake: honor pcie root port settings already in chip.hAaron Durbin
2015-07-21skylake: Show SPI controller if enabled in devicetree.cbDuncan Laurie
2015-07-21braswell: clean up \_PR entriesJagadish Krishnamoorthy
2015-07-17soc/intel: Remove microcode terminatorsStefan Reinauer
2015-07-17skylake: remove whitespace from ASL filesStefan Reinauer
2015-07-16t210: new sdram_lp0_save_params() functionYen Lin
2015-07-16t210: correct odmdata location in bctYen Lin
2015-07-16t210: Reorganize memlayout.ldFurquan Shaikh
2015-07-16t210: SPI driver cleanupFurquan Shaikh
2015-07-16t210: Correct dma_busy functionFurquan Shaikh
2015-07-16t210: Add PINMUX macros for drive strengthFurquan Shaikh
2015-07-16soc/intel: Add Skylake SOC supportLee Leahy
2015-07-16soc/intel/skylake: Use Broadwell as comparision base for Skylake SOCLee Leahy
2015-07-14Braswell: Use CBFS image type nameLee Leahy
2015-07-14azalia: fix up and clean up shrinkage of boilerplate codeJonathan A. Kollasch
2015-07-13tegra124/tegra210: Include stages.h in bootblock.cStefan Reinauer
2015-07-13tegra210: Fix coding style in clock.cStefan Reinauer
2015-07-13t210: Apply A57 hardware issue workaround during cpu startupFurquan Shaikh
2015-07-13t210: Add TZDRAM_BASE param to BL31_MAKEARGSFurquan Shaikh
2015-07-12Change #ifdef and #if defined CONFIG_ bools to #if IS_ENABLED()Martin Roth
2015-07-10Braswell: Move the microcode into a subdirectoryLee Leahy
2015-07-09rk3288: Fix & vs && mix up in hdmi driverStefan Reinauer
2015-07-09ipq8064: enable timestamp collectionVadim Bendebury
2015-07-09t210: set CAR2PMC_CPU_ACK_WIDTH to 0Yen Lin
2015-07-09t210: i2c6: enable SOR_SAFE and DPAUX1 clocks for i2c6 to workYen Lin
2015-07-08Braswell: Fix error in the warranty statementLee Leahy
2015-07-08memlayout: Add timestamp regions for t210 and cygnusStefan Reinauer
2015-07-07marvel/bg4cd: move timestamp init to SoC codePatrick Georgi
2015-07-07rk3288: Use timestamp region for pre-cbmem timestampsFurquan Shaikh
2015-07-07t132: Add timestamp collection support in t132Furquan Shaikh
2015-07-07x86: Drop -Wa,--divideStefan Reinauer
2015-07-07T210: UTMIP: Correct UTMIP PLL programming as per Mark KuoTom Warren
2015-07-06Braswell: Update to end of June.Lee Leahy
2015-07-06Braswell: Update the ACPI tablesLee Leahy
2015-07-06veyron*: Kill SKIP_DISPLAY_INIT_HACKDavid Hendricks
2015-07-06t210: MTC cleanupFurquan Shaikh
2015-07-06rk3288: Add VOP_MODE_NONE for headless devicesDavid Hendricks
2015-07-06rk3288: Auto-detect display.David Hendricks
2015-07-06rockchip: rk3288: correct ddr 300MHz clock settinghuang lin
2015-07-04Kconfig: Fix references to obsolete symbolsMartin Roth
2015-07-03Kconfig whitespace cleanup: Change leading spaces to tabsMartin Roth
2015-07-02tegra124: verified boot fixupsStefan Reinauer
2015-07-02Move baytrail & fsp_baytrail to the common IFD interface.Martin Roth
2015-07-01tegra132: adjust vboot2 memlayout to make coreboot compileStefan Reinauer
2015-07-01nvidia/tegra210: Drop unused Kconfig symbolPatrick Georgi
2015-07-01rockchip/rk3288: Initialize CPU in bootblockPatrick Georgi
2015-07-01tegra210: Include correct include filesStefan Reinauer
2015-06-30nvidia/tegra210: reserve more room for the romstage in vboot buildsPatrick Georgi
2015-06-30nvidia/tegra210: add new SoCPatrick Georgi
2015-06-30qualcomm/ipq806x: Fix uart in verstagePatrick Georgi
2015-06-30qualcomm/ipq806x: centralize vboot configurationPatrick Georgi
2015-06-30t210: Set UTMIP_PCOUNT_UPDN_DIV to 0Stephen Barber
2015-06-26rockchip/rk3288: complete vboot configuration and move to SoCPatrick Georgi
2015-06-26soc/intel/common: Restrict common romstage/ramstage code to FSPLee Leahy
2015-06-25Braswell: Remove copyright addressLee Leahy
2015-06-25Braswell: Add Braswell SOC supportLee Leahy
2015-06-25soc/intel/common/Kconfig: Fix warning & whitespaceMartin Roth
2015-06-24Intel/common: Remove copyright addressLee Leahy
2015-06-24Intel Common SOC: Add romstage supportLee Leahy
2015-06-24Remove address from GPLv2 headersPatrick Georgi
2015-06-24Kconfig: Get rid of obsolete symbolsMartin Roth
2015-06-23nvidia/tegra: expose more registersTom Warren
2015-06-23tegra: Move pinmux enum constants from tegra/pinmux.h to soc-specific pinmux.hFurquan Shaikh
2015-06-23Kconfig: Move CBFS_SIZE into Mainboard menuMartin Roth
2015-06-23intel/broadwell: Fix refcode handlingPatrick Georgi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-27 09:18:32 +0000