summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2020-06-18soc/intel/tigerlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-18soc/intel/jasperlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-18soc/intel/cannonlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-18soc/intel: remove unused dptf.asl file and other definesSumeet R Pawnikar
2020-06-18soc/intel/common: make dptf acpi device ids configurableSumeet R Pawnikar
2020-06-18soc/intel/common: Introduce ASL2.0 syntaxAlexey Buyanov
2020-06-17Revert "soc/amd/picasso: Reconfigure SPI speeds after FSP-S has run"Furquan Shaikh
2020-06-17soc/amd/picasso: rename PICASSO_UART Kconfig optionFelix Held
2020-06-17soc/amd/picasso: fix build if PICASSO_UART is unsetFurquan Shaikh
2020-06-17soc/soch/intel/tigerlake: Integrate PCIe hot-plug config UPDWonkyu Kim
2020-06-17soc/intel/cannonlake/vr_config: Add CFL defaults to TDC powerlimitPatrick Rudolph
2020-06-17soc/intel/cannonlake: Use table instead of switch-casePatrick Rudolph
2020-06-16soc/amd/picasso/include/soc/memmap.c: Add missing <stdint.h>Elyes HAOUAS
2020-06-16cpu/x86: Define MTRR_CAP_PRMRRKyösti Mälkki
2020-06-16soc/amd: Replace enable_smi_generation()Kyösti Mälkki
2020-06-16sb,soc/intel: Replace smm_southbridge_enable_smi()Kyösti Mälkki
2020-06-16soc/intel/common: Replace smm_soutbridge_enable(SMI_FLAGS)Kyösti Mälkki
2020-06-16sb/intel: Remove spurious HAVE_SMI_HANDLER testKyösti Mälkki
2020-06-16arch/x86: Create helper for APM_CNT SMI triggersKyösti Mälkki
2020-06-15soc/amd/common/block/acpimmio: Update acpimmio for psp_verstageMartin Roth
2020-06-15arch/x86: Remove NO_FIXED_XIP_ROM_SIZEKyösti Mälkki
2020-06-14soc/amd/picasso/graphics: implement map_oprom_vendev_revMartin Roth
2020-06-14soc/amd/picasso/aoac: Add wait_for_aoac_enabledRaul E Rangel
2020-06-14soc/amd/picasso/aoac: Set the Target Device State when powering onRaul E Rangel
2020-06-14soc/amd/picasso: Move aoac functions to new fileRaul E Rangel
2020-06-14soc/amd/picasso: Explicitly disable legacy UARTRaul E Rangel
2020-06-14soc/intel/xeon_sp/cpx: select CACHE_MRC_SETTINGSJonathan Zhang
2020-06-14soc/amd/picasso: correct MCFG ACPI tableAaron Durbin
2020-06-14soc/intel/tigerlake: enable CPU_INTEL_COMMONAlex Levin
2020-06-14soc/amd/picasso: Increase SMM_RESERVED_SIZEMarshall Dawson
2020-06-14soc/intel/cannonlake/acpi: Capitalize hex number to unify with SkylakePaul Menzel
2020-06-14soc/intel/xeon_sp/cpx: configure FSP-M UPD parametersJonathan Zhang
2020-06-14soc/intel/xeon_sp/cpx: add cpu entries in ssdtJonathan Zhang
2020-06-14soc/intel/xeon_sp/cpx: fix MADT ACPI tableJonathan Zhang
2020-06-14soc/intel/xeon_sp/cpx: add IIO stack resources to DSDTJonathan Zhang
2020-06-14soc/intel/xeon_sp/cpx: add NUMA ACPI tablesJonathan Zhang
2020-06-14soc/amd/picasso/acpi: Add a wrapper method WAL1 for calling ALIB function 1Furquan Shaikh
2020-06-13soc/intel/common: Introduce ASL2.0 syntaxAlexey Buyanov
2020-06-13soc/amd/picasso: Place early stages and data buffers at the bottom of DRAMFurquan Shaikh
2020-06-13soc/amd/picasso: Add custom memlayout.ld fileFurquan Shaikh
2020-06-13treewide: Add Kconfig variable MEMLAYOUT_LD_FILEFurquan Shaikh
2020-06-12soc/intel/tigerlake: Add devicetree support to change PCH VR settingsVenkata Krishna Nimmagadda
2020-06-12soc/amd/picasso: Reconfigure SPI speeds after FSP-S has runFurquan Shaikh
2020-06-11soc/amd/picasso/uart: fix possible out of bounds accessFelix Held
2020-06-11vc/amd/fsp/platform_descriptors: drop prefix from PCIe/DDI structsFelix Held
2020-06-10amd/picasso: Load x86 microcode from CBFS modulesZheng Bao
2020-06-10soc/intel/common: Replace cse_bp and ME with cse_lite in all console logsSridhar Siricilla
2020-06-10soc/amd/picasso: Enable APOB/MRC training data cacheFurquan Shaikh
2020-06-10soc/intel/cannonlake: Put braces around *else* branchPaul Menzel
2020-06-10soc/intel/skylake: Remove space after type castPaul Menzel
2020-06-10soc/intel/skylake: Use unit macros KiB and MiBPaul Menzel
2020-06-10soc/intel/tigerlake: Add Hot-Plug and PME event handlers for ThunderboltJohn Zhao
2020-06-10soc/amd/picasso: initialize ACP device at init() timeAaron Durbin
2020-06-10ACPI: Remove Kconfig COMMON_FADTKyösti Mälkki
2020-06-10sb,soc/amd, ACPI: Do not override FADT preferred_pm_profileKyösti Mälkki
2020-06-10soc/amd/stoneyridge,picasso: Select COMMON_FADTKyösti Mälkki
2020-06-10sb,soc/amd: Remove FADT_PM_PROFILEKyösti Mälkki
2020-06-09soc/amd/picasso/acpi/sb_fch: use local variable in _CRS methodsFelix Held
2020-06-09soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMsJohn Zhao
2020-06-09soc/intel/tigerlake: Increase heap sizeDuncan Laurie
2020-06-08soc/amd/picasso: solve MTRRs only from 4GiB and belowAaron Durbin
2020-06-08soc/amd/picasso: remove save/restore MTRRs around FSP-MAaron Durbin
2020-06-08soc/amd/picasso: establish full early caching memory mapAaron Durbin
2020-06-08spd/lp4x: Set manufacturer part name to blank (0x20)Furquan Shaikh
2020-06-07soc/intel/baytrail,braswell,broadwell,quark: Select COMMON_FADTKyösti Mälkki
2020-06-07soc/intel/tigerlake/acpi: Update gpio_op.asl to ASL2.0 syntaxVenkata Krishna Nimmagadda
2020-06-07soc/amd/picasso/cpu.c: Make comment clearerRaul E Rangel
2020-06-07soc/intel/jasperlake: Add JSL PMC as 'hidden' PCI deviceTim Wawrzynczak
2020-06-07mb,soc/intel: Rename acpi_fill_in_fadt() to acpi_fill_fadt()Kyösti Mälkki
2020-06-07acpi,soc/intel: Make soc/motherboard_fill_fadt() globalKyösti Mälkki
2020-06-07soc/amd/picasso: Remove unnecessary includes from pmutil.cMartin Roth
2020-06-06src: Use pci_dev_ops_pci where applicableAngel Pons
2020-06-06soc/amd/picasso: Add device operations for UART MMIO devicesFurquan Shaikh
2020-06-06src: Remove unused 'include <cpu/x86/mtrr.h>'Elyes HAOUAS
2020-06-06soc/amd/picasso: Use MSR_CSTATE_ADDRESSRaul E Rangel
2020-06-06soc/amd/picasso: Remove call to setup_bsp_ramtopRaul E Rangel
2020-06-06src: Remove unused '#include <cpu/x86/smm.h>'Elyes HAOUAS
2020-06-06soc/intel/tigerlake: Add CPU ID for TGL B0Jamie Ryu
2020-06-06lp4x: Add new memory parts and generate SPDsFurquan Shaikh
2020-06-06soc/intel/jasperlake: Generate LP4x SPD files using gen_spd.goFurquan Shaikh
2020-06-06soc/intel/tigerlake: Generate LP4x SPD files using gen_spd.goFurquan Shaikh
2020-06-06arch/x86: Declare permanent_smi_handler()Kyösti Mälkki
2020-06-06soc,southbridge/intel: Control SMI related FADT entriesKyösti Mälkki
2020-06-06soc/intel/xeon_sp/cpx: set up cpusJonathan Zhang
2020-06-05soc/amd/common/spi: add and use define for last FIFO positionFelix Held
2020-06-05soc/amd/picasso: Add set_mmio_dev_ops() to set ops for MMIO devicesFurquan Shaikh
2020-06-04soc/amd/picasso/Makefile: Allow absolute path for picasso firmwareRaul E Rangel
2020-06-04soc/intel/xeon_sp/cpx: add chip operation and PCIe enumerationJonathan Zhang
2020-06-04soc/amd/picasso: fix iomap for ACPI_PMKangheui Won
2020-06-03soc/amd: Use mp_cpu_bus_init()Kyösti Mälkki
2020-06-03soc,southbridge/amd: Remove some explicit zero-initializersKyösti Mälkki
2020-06-03soc/intel/quark/memmap: Add missing 'include <cpu/x86/mtrr.h>'Elyes HAOUAS
2020-06-03soc/intel/jasperlake: Update C-States infoRonak Kanabar
2020-06-03soc/intel/icelake: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-06-03soc/tigerlake: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-06-03soc/intel/jasperlake: Fix 16-bit read/write PCI_COMMAND registerElyes HAOUAS
2020-06-03soc/amd/picasso/acpi: Add missing eMMC deviceRaul E Rangel
2020-06-03soc/amd/picasso/acpi: Remove hardcoded FCH IRQ numbersRaul E Rangel
2020-06-03soc/intel/apollolake: Reinstate APL_SKIP_SET_POWER_LIMITSTim Wawrzynczak
2020-06-03soc/intel/tigerlake: update elog to include CSME reset causesderek.huang