summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2020-07-06soc/amd/picasso/memlayout: Verify bootblock is 16-bit alignedRaul E Rangel
2020-07-06soc/intel/jasperlake: set SerialIoUartDebugMode to skip Uart InitMaulik V Vaghela
2020-07-06soc/amd/picasso: Use PSP Sx command only for S3Marshall Dawson
2020-07-04soc/intel/xeon_sp/cpx: update HOB display codeJonathan Zhang
2020-07-04soc/intel/xeon_sp: Add read CPU PPIN MSR functionJohnny Lin
2020-07-04soc/intel/tigerlake: Remove unused EHL DID from TGL SoCSubrata Banik
2020-07-03soc/intel/tigerlake: Disable hybrid storage mode in CSE Lite RO bootJamie Ryu
2020-07-03soc/amd/common: fix eSPI virtual wire polarity encodingAaron Durbin
2020-07-03drivers/intel/pmx_mux: Remove redundant declarationKyösti Mälkki
2020-07-03soc/intel/common: Only touch Time Window Tau bits in supported SoCsTim Wawrzynczak
2020-07-02soc/amd/picasso: Add support for generating I2S machine deviceFurquan Shaikh
2020-07-02soc/amd/picasso: Add .acpi_name and .acpi_fill_ssdt_generator for ACP deviceFurquan Shaikh
2020-07-02soc/amd/common: fix SPI bar resource usageAaron Durbin
2020-07-01soc/intel/tigerlake: Switch to CSE Lite RW at BS_DEV_INIT_CHIPS entryJamie Ryu
2020-07-01soc/intel/cannonlake: make satahotplug user configurable via devicetreeJonas Loeffelholz
2020-07-01soc/intel/common/cpu: Don't set any TCC settings if offset is 0Tim Wawrzynczak
2020-07-01soc/intel/skylake: Update ASL syntax in xhci.aslEdward O'Callaghan
2020-07-01soc/intel/tigerlake: Add platform wide _OSC capabilities for USB4John Zhao
2020-07-01ACPI GNVS: Replace uses of smm_get_gnvs()Kyösti Mälkki
2020-06-30soc/amd/common/gpio: Clear interrupt and wake status when configuring padsFurquan Shaikh
2020-06-30soc/amd/common/gpio: Add new helper macro PAD_CFG_STRUCT_FLAGSFurquan Shaikh
2020-06-30soc/amd/gpio, mb/{amd,google}: Configure pads using a single entry in GPIO co...Furquan Shaikh
2020-06-30soc/amd/common/gpio: Use gpio_setbits32()Furquan Shaikh
2020-06-30soc/amd/common/gpio: Add macros for setting fields of soc_amd_gpioFurquan Shaikh
2020-06-30soc/amd/common/lpc: Skip SERIRQ setup when using eSPIMarshall Dawson
2020-06-30soc/amd/common/gpio: Rename GPIO debounce macrosFurquan Shaikh
2020-06-30soc/amd/common/gpio: Update the macros for interrupt and pad filteringFurquan Shaikh
2020-06-30soc/amd/common/gpio: Make macro names for GPIO flags consistentFurquan Shaikh
2020-06-30soc/intel/cannonlake: Add UWES ASL into xhci.aslEdward O'Callaghan
2020-06-30jasperlake: enable tcc_offset functionalitySumeet R Pawnikar
2020-06-30tigerlake: enable tcc_offset functionalitySumeet R Pawnikar
2020-06-30soc/amd/common/gpio: Drop unused macro GPIO_TRIGGER_INVALIDFurquan Shaikh
2020-06-30ACPI: Drop typedef global_nvs_tKyösti Mälkki
2020-06-30soc/intel/tigerlake: Add CpuReplacementCheck to chip optionsJamie Ryu
2020-06-30soc/intel/tigerlake: Avoid NULL pointer dereferenceJohn Zhao
2020-06-30src: Remove whitespaces before tabsElyes HAOUAS
2020-06-29soc/amd/picasso: add NULL-pointer check to root_complex_fill_ssdtFelix Held
2020-06-29soc/amd/picasso/soc_util: add comment on the silicon and soc typesFelix Held
2020-06-29soc/amd/common: Refactor GPIO SCI/SMI interruptsKyösti Mälkki
2020-06-29soc/amd/common: Refactor GPIO_MASTER_SWITCH interrupt enableKyösti Mälkki
2020-06-29soc/amd/common: Drop ACPIMMIO GPIO bank separationKyösti Mälkki
2020-06-29soc/intel/tigerlake: Run pmc_set_acpi_mode() during .init in pmc_opsWilliam Wei
2020-06-28vendorcode/intel/fsp/fsp2_0/cpx_sp: Update to FSP ww24 release and adapt socJonathan Zhang
2020-06-28soc/amd/common: Allow runtime mapping of ACPIMMIO banksKyösti Mälkki
2020-06-28soc/amd/common: Access ACPIMMIO via proper symbolsKyösti Mälkki
2020-06-28soc/intel/common: add TCC activation functionalitySumeet R Pawnikar
2020-06-28soc/xeon_sp/cpx: Define MSR PPIN related registersJohnny Lin
2020-06-28soc/amd/picasso/soc_util: rework reduced I/O chip detectionFelix Held
2020-06-27soc/intel/broadwell: Use common early SPI codeAngel Pons
2020-06-26soc/rockchip: Use (Q) instead of @Stefan Reinauer
2020-06-25Revert "soc/amd/common/block/acpimmio: Update acpimmio for psp_verstage"Kyösti Mälkki
2020-06-25soc/intel/cannonlake: Add PchPmPwrCycDur to chip optionsSridhar Siricilla
2020-06-25drivers/intel/fsp2_0: decouple FSP_PEIM_TO_PEIM_INTERFACE from FSP 2.1Jonathan Zhang
2020-06-25soc/intel/xeon_sp: use edk2-stable202005 headersJonathan Zhang
2020-06-25soc/intel/xeon_sp/cpx: display UPDs and CPX-SP specific HOBsJonathan Zhang
2020-06-25soc/intel/cannonlake: Add missing USB_PORT_WAKE_ENABLE defineEdward O'Callaghan
2020-06-24soc/amd/picasso: fix host bridge bus numbersAaron Durbin
2020-06-24soc/amd/picasso: Add UPD xhci0_force_gen1Chris Wang
2020-06-24soc/intel/tigerlake: Fix unresolved symbol CDW1 errorJohn Zhao
2020-06-24soc/intel/broadwell/adsp: Fix 8-bit write on PCI_INTERRUPT_LINE registerElyes HAOUAS
2020-06-24src: Report byte-sized access for GPE0Angel Pons
2020-06-24soc/amd/stoneyridge: Correct ACPI CPU string prefixMatt DeVillier
2020-06-24ACPI: Replace smm_setup_structures()Kyösti Mälkki
2020-06-24ACPI: Replace uses of CBMEM_ID_ACPI_GNVSKyösti Mälkki
2020-06-23src/*: Update makefiles to exclude x86 code from psp-verstageMartin Roth
2020-06-22soc/amd/picasso: Set BERT_SIZE to 0 when no table generatedMarshall Dawson
2020-06-22soc/amd/picasso: Convert BERT reserved region from cbmemMarshall Dawson
2020-06-22soc/intel/tigerlake: Add CmdMirror option in chip.hDavid Wu
2020-06-22soc/intel/xeon_sp/cpx: rename xeon_sp_get_cpu_count()Jonathan Zhang
2020-06-22mb/google/volteer: Override power limits with SKU-specific limitsTim Wawrzynczak
2020-06-22amd/picasso/acpi: Add power resources for I2C and UARTRaul E Rangel
2020-06-22soc/intel/xeon_sp/cpx: consider stack personalityJonathan Zhang
2020-06-22soc/intel/xeon_sp/cpx: update ACPI xSDTJonathan Zhang
2020-06-22soc/intel/jasperlake: add processor power limits control supportSumeet R Pawnikar
2020-06-22soc/amd/picasso: don't increment boot count twiceAaron Durbin
2020-06-22soc/intel/xeon_sp/cpx: Finalize PCU configurationJonathan Zhang
2020-06-22soc/intel/tigerlake: Update platform.asl to ASL2.0 syntaxV Sowmya
2020-06-22soc/amd/picasso: Enable IDT in all stagesFurquan Shaikh
2020-06-22device/smbus_host: Declare common early SMBus prototypesKyösti Mälkki
2020-06-22cpu/x86/lapic: Support x86_64 and clean up codePatrick Rudolph
2020-06-22soc/amd/picasso/bootblock: Clear BSS sectionRaul E Rangel
2020-06-22soc/amd/picasso/bootblock: Write EIP to secure S3Raul E Rangel
2020-06-22soc/qualcomm/sc7180/qupv3_config.c: Add missing includesElyes HAOUAS
2020-06-22cpu/x86/smm: Define APM_CNT_NOOP_SMIKyösti Mälkki
2020-06-22soc/intel/broadwell/systemagent.c: Fix typoAngel Pons
2020-06-20ACPI: Drop some HAVE_ACPI_RESUME preprocessor useKyösti Mälkki
2020-06-19soc/amd: move acpi_wake_source.asl to common directoryFelix Held
2020-06-19soc/intel/tigerlake: Update TCSS for SW CM supportJohn Zhao
2020-06-19soc/intel/common/acpi: rename dptf.asl to dptf_common.asl fileSumeet R Pawnikar
2020-06-19tigerlake: add unique acpi device ids for dptfSumeet R Pawnikar
2020-06-19soc/amd/picasso/uart: factor out console-related functionsFelix Held
2020-06-19Kconfig: Escape variable to accommodate new Kconfig versionsPatrick Georgi
2020-06-18soc/amd/picasso/i2c: use config_of_soc()Felix Held
2020-06-18soc/amd/picasso/acp: use config_of_soc()Felix Held
2020-06-18soc/amd/picasso: Add ability to enable/disable UART to device treeRaul E Rangel
2020-06-18soc/amd/picasso: remove AMDFW_OUTSIDE_CBFS optionFelix Held
2020-06-18soc/intel,chromeos: Fix EC RO/RW status in GNVSKyösti Mälkki
2020-06-18soc/intel/tigerlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-18soc/intel/jasperlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-18soc/intel/cannonlake: Enable FSP-S compressionKarthikeyan Ramasubramanian