summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2015-03-23ipq806x: implement GPIO APIVadim Bendebury
2015-03-23Generalize revision number calculation functionVadim Bendebury
2015-03-23mips: fix bootblock stack definitionsVadim Bendebury
2015-03-23danube: Use the generic timer interfaceVadim Bendebury
2015-03-23danube: use SOC specific rom stage codeVadim Bendebury
2015-03-23t132: Change romstage base addressFurquan Shaikh
2015-03-23t132: Add support for tpm i2cFurquan Shaikh
2015-03-21tegra132: convert to stopwatch APIAaron Durbin
2015-03-21exynos: convert to stopwatch APIAaron Durbin
2015-03-21tegra132: fill out udelay() implementationAaron Durbin
2015-03-21tegra124: switch to stopwatch APIAaron Durbin
2015-03-21danube: prepare SOC directory for uraraVadim Bendebury
2015-03-21imgtec/danube: Add support for ImgTec Danube SoCPaul Burton
2015-03-20bootblocks: use run_romstage()Aaron Durbin
2015-03-18bootstate: use structure pointers for scheduling callbacksAaron Durbin
2015-03-17ipq806x: Break apart large transfers in spi_xfer()David Hendricks
2015-03-17t132: Add TTB_BUFFER to resource reservedFurquan Shaikh
2015-03-17Tegra132: Configure CPU clockJimmy Zhang
2015-03-17t132: Add monotonic_timer.c to rmodules_armFurquan Shaikh
2015-03-17coreboot classes: Add dynamic classes to corebootFurquan Shaikh
2015-03-17soc/ipq806x: Replace GPT with fine grained DGT timer.Deepa Dinamani
2015-03-17rockchip/rk3288: Fix whitespaceKyösti Mälkki
2015-03-16coreboot: rk3288: Add a stub implementation of the rk3288 SOCjinkun.hong
2015-03-13nyan: Remove broken setup_display() from romstageJulius Werner
2015-03-13coreboot t132: Remove empty function cpu0_config_and_resetFurquan Shaikh
2015-03-13coreboot t132: Stop running AVP at the end of romstageFurquan Shaikh
2015-03-13tegra132: fix Rx FIFO underruns with slower SPI clockAaron Durbin
2015-03-13tegra132: Add Trust Zone register accessAaron Durbin
2015-03-13t132: Add mmu supportFurquan Shaikh
2015-03-13tegra132: Add code to setup chip operations and mem resources.Tom Warren
2015-03-13ryu: Add support for full LPDDR3 SDRAM BCT init via BootROMTom Warren
2015-03-13tegra132: split memory range querying to above/below 4GiBAaron Durbin
2015-03-12storm: allow to override CBFS_SIZE configuration settingVadim Bendebury
2015-03-12t132: handle optional Trust Zone region correctlyAaron Durbin
2015-03-12intel/fsp_baytrail: Add PCI Root Port IRQ RoutingMartin Roth
2015-03-10ACPI: Get S3 resume state from romstage_handoffKyösti Mälkki
2015-03-09broadwell: enable PCIe endpoint CLK power managementKane Chen
2015-03-09coreboot: fix munged license textAaron Durbin
2015-03-07t132: add Kconfig option for MTS microcode directoryAaron Durbin
2015-03-07tegra132: add preboot MTS to bct generationAaron Durbin
2015-03-05tegra132: add support for TZ carve-outAaron Durbin
2015-03-05t132: handle carve-outs for addressable memoryAaron Durbin
2015-03-05t132: Enable cbmem console supportAaron Durbin
2015-03-05t132: bring up 64-bit denver coreAaron Durbin
2015-03-05fsp_baytrail: Add I2C driverWerner Zeh
2015-03-05fsp_baytrail: Add new microcode for Bay Trail MWerner Zeh
2015-03-04coreboot t132: Stack init re-workFurquan Shaikh
2015-03-04t132: kick off core complex after loading MTS microcodeAaron Durbin
2015-03-04t132: load MTS microcodeAaron Durbin
2015-03-04t132: Replace fallback with CONFIG_CBFS_PREFIXMarc Jones
2015-03-04t132: Add shared romstageAaron Durbin
2015-03-04coreboot rush: Add dram init codeFurquan Shaikh
2015-03-04coreboot rush: Add support for basic romstageFurquan Shaikh
2015-03-04coreboot t132: Enable loading of romstage from CBFS mediaFurquan Shaikh
2015-03-04coreboot t132: Remove init pllx for nowFurquan Shaikh
2015-03-04coreboot t132,rush: Add mainboard specific bootblock_initFurquan Shaikh
2015-03-03coreboot t132: Add clock.c to all three stages of corebootFurquan Shaikh
2015-03-02coreboot arm: Define function for setting cntfrq registerFurquan Shaikh
2015-03-02tegra132: Enable bootblock support in tegra132 including UART supportFurquan Shaikh
2015-02-27x86: Fix pointer arithmetic regressions from MMIO changesKevin Paul Herbert
2015-02-25tegra124: Clean up ARM UART driver buildMarc Jones
2015-02-25soc/intel/baytrail/Kconfig: Remove explicit `HAVE_MONOTONIC_TIMER`Paul Menzel
2015-02-25intel/broadwell: free local heap objectPatrick Georgi
2015-02-24soc/fsp_baytrail: Fix use of microcode-related Kconfig variablesAlexandru Gagniuc
2015-02-17tegra132: Postprocess bootblock properlyPatrick Georgi
2015-02-17tegra132: Add BCT support in tegra132 socFurquan Shaikh
2015-02-17T124: perform ram_repair when CPU rail is powered on in warmbootYen Lin
2015-02-17T124: perform ram_repair when CPU rail is powered on in coldbootYen Lin
2015-02-17tegra124: Correct cpu power on sequence and CPUPWRGOOD_TIMEJimmy Zhang
2015-02-16acpi: Generate valid ACPI processor objectsTimothy Pearson
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-02-13tegra132: Fix build for verstageMarc Jones
2015-02-13fsp_baytrail: Add macros to define 20K pull-up and downWerner Zeh
2015-02-10Baytrail_fsp: Make ME path configurable in menuconfigWerner Zeh
2015-02-09fsp_baytrail: Get FSP reserved memory from the FSP HOB listMartin Roth
2015-02-09Intel FSP platforms: Fix timestampsKyösti Mälkki
2015-02-06include/types.h: Provide BIT() macroAlexandru Gagniuc
2015-02-06FSP & CBMEM: Fix broken cbmem CAR transition.Martin Roth
2015-01-27CBMEM: Always use DYNAMIC_CBMEMKyösti Mälkki
2015-01-27CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEMKyösti Mälkki
2015-01-27CBMEM: Move cbmemc_reinit()Kyösti Mälkki
2015-01-27vboot2: implement select_firmware for pre-romstage verificationDaisuke Nojiri
2015-01-27vboot2: add verstageStefan Reinauer
2015-01-26tegra132: Add support for tegra132 socFurquan Shaikh
2015-01-16baytrail: there is a chance that USBPHY_COMPBG is set to 0Kane Chen
2015-01-16baytrail: use the setting in devicetree.cb to config USBPHY_COMPBGKane Chen
2015-01-14baytrail broadwell: Use timestamps internal stashKyösti Mälkki
2015-01-14Revert "vboot2: add verstage"Paul Menzel
2015-01-13vboot2: add verstageDaisuke Nojiri
2015-01-13soc/intel/fsp_baytrail/gpio.c: Silence unused variable warningEdward O'Callaghan
2015-01-12soc/intel/broadwell/me.c: Prevent unused function warningEdward O'Callaghan
2015-01-12soc/intel/broadwell/spi_loading.c: Remove dead codeEdward O'Callaghan
2015-01-09nyan*: I2C: Fix bus clear BC_TERMINATE naming.Tom Warren
2015-01-09tegra124: fix and fine tune the warm boot codeJoseph Lo
2015-01-09tegra: i2c: re-init i2c controller after resetJimmy Zhang
2015-01-09storm: Reserve memory from 0x4000_0000-0x414f_ffffDavid Hendricks
2015-01-06broadwell: Use correct include file for console functionsStefan Reinauer
2015-01-06Revert "Re-factor 'to_flash_offset()' into 'spi_flash.h'"Kyösti Mälkki
2015-01-06doxygen fixes: change @var to @param varMartin Roth
2015-01-06doxygen fixes: fix parameter names to match the functionsMartin Roth
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 20:27:48 +0000