summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2017-11-13soc/amd/stoneyridge: Fix DRAM clear checkMarshall Dawson
2017-11-11soc/intel/apollolake: Make use of Intel SPI common blockSubrata Banik
2017-11-11soc/intel/apollolake: Add support for SPI deviceSubrata Banik
2017-11-11soc/intel/cannonlake: Make use of Intel SPI common blockSubrata Banik
2017-11-11soc/intel/skylake: Make use of Intel SPI common blockSubrata Banik
2017-11-11soc/intel/{cannonlake,skylake}: Add _soc_ prefix in spi soc routineSubrata Banik
2017-11-11soc/intel/common/block: Add Intel common SPI supportSubrata Banik
2017-11-10soc/amd/stoneyridge: Add UMA settings to devicetreeAaron Durbin
2017-11-10amd/stoneyridge: Implement vboot_platform_is_resumingMarshall Dawson
2017-11-10amd/stoneyridge: Add function to find Pm1EvtBlk baseMarshall Dawson
2017-11-10amd/stoneyridge: Remove dead southbridge definitionsMarshall Dawson
2017-11-10amd/stoneyridge: Add more ACPI register definitionsMarshall Dawson
2017-11-10amd/stoneyridge: Use the new generic acpi_sleep_from_pm1Marshall Dawson
2017-11-10amd/stoneyridge: Select AMD common sleep statesMarshall Dawson
2017-11-10soc/amd/stoneyridge: Use uint8_t as type for SPD addressRichard Spiegel
2017-11-10soc/amd/stoneyridge: Simplify and fix SMBUS codeRichard Spiegel
2017-11-10soc/amd/common: Add DRAM clear option to northbridge.cRichard Spiegel
2017-11-10soc/intel/cannonlake: Remove structure variable initialization with 0Subrata Banik
2017-11-10soc/intel/common: Fix CSE common code to accomodate Skylake/KabylakeSubrata Banik
2017-11-10soc/intel/apollolake: Include HECI BAR0 address inside iomap.hSubrata Banik
2017-11-10src/soc/amd/stoneyridge/southbridge.h: Fix prototypesRichard Spiegel
2017-11-09soc/amd/stoneyridge: Fix and clean lpc.cRichard Spiegel
2017-11-09src/soc/amd/stoneyridge/southbridge.h: Remove unused prototypesRichard Spiegel
2017-11-08amd/stoneyridge: Add PSP definitions southbridge and iomapMarshall Dawson
2017-11-08amd/stoneyridge: Add SMU firmware blobs to cbfsMarshall Dawson
2017-11-08soc/amd/common/psp: Add command to load fw blobsMarshall Dawson
2017-11-08amd/stoneyridge: Remove fixme.cMarshall Dawson
2017-11-08amd/stoneyridge: Remove amdlib functions from fixme.cMarshall Dawson
2017-11-08amd/stoneyridge: Add northbridge register macrosMarshall Dawson
2017-11-07soc/intel/kabylake: Add Dialog da7219 NHLT blob supportNaveen Manohar
2017-11-07src: Fix all Siemens copyrightsMario Scheithauer
2017-11-07soc/intel/denverton_ns: re-factor HSIO configurationJulien Viard de Galbert
2017-11-07RISC-V boards: Stop using the config stringJonathan Neuschäfer
2017-11-06soc/amd/common/psp: Require PSP PCI definition in SOCMarshall Dawson
2017-11-06soc/amd/stoneyridge: consolidate addresses in iomap.hAaron Durbin
2017-11-06soc/amd/stoneyridge: start header file for iomapAaron Durbin
2017-11-04soc/amd/stoneyridge: don't open code known literalsAaron Durbin
2017-11-04soc/amd/stoneyridge: fix incorrect constants in macrosAaron Durbin
2017-11-04soc/amd/stoneyridge: remove superfluous NULL field initializationAaron Durbin
2017-11-04soc/amd/common: remove superfluous NULL initializers on globalsAaron Durbin
2017-11-04soc/amd/common: remove use of LibAmdMemFill()Aaron Durbin
2017-11-04soc/intel/cannonlake: Add DSP supportLijian Zhao
2017-11-04soc/intel/cannonlake: Install common i2cLijian Zhao
2017-11-04soc/intel/apollolake: Fix nhlt blobs path for GLKHannah Williams
2017-11-04sb and soc: Enforce correct offset of member "chromeos" in global_nvs_tJonathan Neuschäfer
2017-11-04soc/intel/skylake: Update coding style for i2cLijian Zhao
2017-11-04soc/intel/apollolake: Move to common dsp driverLijian Zhao
2017-11-04soc/intel/common: Add common dsp driverLijian Zhao
2017-11-03amd/stoneyridge: Clarify SPD structure in chip.hMarshall Dawson
2017-11-03soc/mediatek/mt8173: Remove cast of `NULL*` to `void *`Paul Menzel
2017-11-03soc/intel/quark/spi: Correct conversion specifierPaul Menzel
2017-11-03soc/intel/common/block/lpc: Make integer literal unsigned longPaul Menzel
2017-11-03soc/intel/common/block: Make integer literal unsigned longPaul Menzel
2017-11-03soc/mediatek/mt8173/Kconfig: Use plural of *message*Paul Menzel
2017-11-03soc/mediatek/mt8173: Remove unneeded header inclusionPaul Menzel
2017-11-03soc/mediatek/mt8173: Fix typo in debug messagePaul Menzel
2017-11-03soc/mediatek/mt8173: Correct multi-line comment formatPaul Menzel
2017-11-03soc/intel/apollolake: Add APL CPU device IDMario Scheithauer
2017-11-03soc/intel/apollolake: Set CPU to Max Non-Turbo RatioMario Scheithauer
2017-11-01amd/stoneyridge: Remove duplicate LPC decode setupMarshall Dawson
2017-11-01amd/stoneyridge: Add pci_dev macrosMarshall Dawson
2017-11-01amd/stoneyridge: Add definitions for various NB registersMarshall Dawson
2017-11-01amd/stoneyridge: Consolidate duplicate commentMarshall Dawson
2017-11-01amd/stoneyridge: Add definition for HPET to southbridgeMarshall Dawson
2017-11-01soc/intel/cannonlake: Use SCS common codeBora Guvendik
2017-10-31intel/common/smbus: increase spd read performanceKane Chen
2017-10-31soc/amd/common: Add weak call for platform PCIE slot resetMarc Jones
2017-10-27soc/intel/apollolake: Switch to common p2sbLijian Zhao
2017-10-27soc/intel/cannonlake: Use common p2sb driverLijian Zhao
2017-10-27intel/common/p2sb: Add common p2sb driverLijian Zhao
2017-10-27soc/amd/common: Remove agesa_LateRunApTask() callbackMarc Jones
2017-10-26soc/intel/cannonlake: Add support for C state and P stateShaunak Saha
2017-10-26soc/intel/cannonlake: remove duplicate power_state migrationPatrick Georgi
2017-10-26soc/intel/apollolake: avoid double accounting for power statePatrick Georgi
2017-10-25soc/intel/apollolake: Fix broken GNVS offset for chromeosFurquan Shaikh
2017-10-25soc/intel/skylake: Fix broken GNVS offset for chromeosFurquan Shaikh
2017-10-23soc: Add Kconfig for each soc vendorChris Ching
2017-10-23soc/intel/cannonlake: Increase stack size from 4KiB to 8KiBJohn Zhao
2017-10-22soc/intel/cannonlake: Change max root port to 16Lijian Zhao
2017-10-22security/vboot: Move vboot2 to security kconfig sectionPhilipp Deppenwiese
2017-10-22soc/intel/skylake: pass SataSpeedLimit param to FSP2Matt DeVillier
2017-10-22skylake/me: Add debug output of HFST registersYouness Alaoui
2017-10-22soc/amd/common: Revert PI blob search hackMarshall Dawson
2017-10-22soc/amd/stoneyridge: Remove duplicate macros in pci_devs.hChris Ching
2017-10-20stoneyridge: Add SCI/GPE configurationMarc Jones
2017-10-20soc/stoneyridge: Remove _PRW ASLMarc Jones
2017-10-20stoneyridge: Fix USB ASLMarc Jones
2017-10-20soc/intel/cannonlake: Add platform.aslLijian Zhao
2017-10-20soc/intel/skylake: update GNVS with SGX dataPratik Prajapati
2017-10-20soc/intel/apollolake: update GNVS with SGX dataPratik Prajapati
2017-10-20intel/common/block/sgx: Add API to enumerate SGX resources and update GNVSPratik Prajapati
2017-10-20soc/intel/skylake: Add GNVS variables and include SGX ASLPratik Prajapati
2017-10-20soc/intel/apollolake: Add GNVS variables and include SGX ASLPratik Prajapati
2017-10-20intel/common/acpi: Add common SGX ASLPratik Prajapati
2017-10-20soc/amd/common: Set AltImageBasePtr to 0Martin Roth
2017-10-20Stoney Ridge Platforms: Make AGESA callout tables commonMartin Roth
2017-10-19soc/amd/stoneyridge: Use macros for PCI_DEVFN callsChris Ching
2017-10-19soc/amd/stoneyridge: Replace magic registersRichard Spiegel
2017-10-19soc/intel/cannonlake: Fix HECI error on resetLijian Zhao
2017-10-19soc/intel/cannonlake: Use EBDA structure to store soc reserve memory sizeSubrata Banik