summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2020-11-17src: Add missing 'include <console/console.h>'Elyes HAOUAS
2020-11-17soc/amd/picasso: Drop the inclusion of entry16.ld and reset16.ldFurquan Shaikh
2020-11-16soc/amd/picasso/acpi.h: include missing header filesFelix Held
2020-11-16src: Update some incorrect config options in commentsMartin Roth
2020-11-16soc/intel/denverton_ns: Generate ACPI DMAR TableJulien Viard de Galbert
2020-11-16soc/intel/xeon_sp: Synchronize DMAR and MADT IOAPIC id'sArthur Heymans
2020-11-16soc/intel/broadwell/systemagent.c: Rename to `northbridge.c`Angel Pons
2020-11-16soc/mediatek/mt8192: Reserve 44K SRAM for MCUPM working bufferYidi Lin
2020-11-16src: Change bare 'unsigned' to 'unsigned int'Martin Roth
2020-11-16lp4x: Add new memory parts and generate SPDsDavid Wu
2020-11-16soc/amd/common/block: drop double underscores from include guardsFelix Held
2020-11-16soc/amd/stoneyridge: unify and align include guards with picassoFelix Held
2020-11-16soc/amd/picasso/include: unify include guardsFelix Held
2020-11-16soc/amd/picasso/include/amd_pci_int_defs: remove duplicate commentFelix Held
2020-11-15soc/amd/common: factor out SMU code from PicassoFelix Held
2020-11-14soc/intel/cnl: enable ACPI CPPC entries generationMichael Niewöhner
2020-11-14soc/intel/common/block: add code for ACPI CPPC entries generationMichael Niewöhner
2020-11-14soc/intel/xeon_sp: Improve generating PCH IOAPIC MADT entryArthur Heymans
2020-11-13mrc_cache: Move code for triggering memory training into mrc_cacheShelley Chen
2020-11-13soc/intel/cnl: replace the remains of HeciEnabled by device state in dtMichael Niewöhner
2020-11-13soc/intel/tigerlake: Add code for early tcssBrandon Breitenstein
2020-11-13soc/intel/xeon_sp/acpi.c Loop over HOB stack for MADT generationArthur Heymans
2020-11-13soc/intel/xeon_sp: move get_iiostack_info() to a common placeArthur Heymans
2020-11-13soc/intel/xeon_sp: Change the return type of get_iio_stack_info()Arthur Heymans
2020-11-13soc/intel/common/block/acpi: add Kconfig for CPPC entries generationMichael Niewöhner
2020-11-13soc/intel/{skl,cnl}: replace PM ACPI timer dt option by KconfigMichael Niewöhner
2020-11-13soc/intel/{skl,cnl}: drop duplicate PM ACPI timer disablingMichael Niewöhner
2020-11-13soc/intel/common: add Kconfig to enable/disable the ACPI PM timerMichael Niewöhner
2020-11-13soc/amd: factor out _SOC_DEV macro into common blockFelix Held
2020-11-13soc/amd/common/block/include: make include guards more uniformFelix Held
2020-11-13soc/intel/broadwell: Split up acpi.cAngel Pons
2020-11-13soc/intel/broadwell: Flatten northbridge folder structureAngel Pons
2020-11-13soc/intel/broadwell: Relocate CPU filesAngel Pons
2020-11-13broadwell: Flatten `acpi_init_gnvs` functionAngel Pons
2020-11-13broadwell: Factor out `acpi_fill_madt` functionAngel Pons
2020-11-13soc/intel/broadwell/acpi: Rename `systemagent.asl`Angel Pons
2020-11-13soc/intel/broadwell/pch/acpi/hda.asl: Rename to `audio.asl`Angel Pons
2020-11-13soc/intel/broadwell/pch/acpi: Clean up cosmeticsAngel Pons
2020-11-13soc/intel/xeon_sp: Tidy up adding MADT ioapic entriesArthur Heymans
2020-11-12soc/intel/xeon_sp: Use a common function to get the IIO HOBArthur Heymans
2020-11-12soc/intel/alderlake: Add PCH ID 0x5181Subrata Banik
2020-11-12Delete soc/qualcomm/sdm845Julius Werner
2020-11-11mb/google/volteer: Configure IA32_L3_MASK_x MSRs for L3 CQOSShreesh Chhabbi
2020-11-11soc/intel/tigerlake: Update Kconfig for NEM Enhanced ModeShreesh Chhabbi
2020-11-10soc/intel/tigerlake: Log PM event from an internal deviceKarthikeyan Ramasubramanian
2020-11-10soc/intel/jasperlake: Log PM event from an internal deviceKarthikeyan Ramasubramanian
2020-11-09soc/intel/skylake: Enable PCH thermal depending on devicetreeBenjamin Doron
2020-11-09soc/nvidia/tegra124/include/soc/clk_rst.h: Remove extra tabElyes HAOUAS
2020-11-09soc/intel/jasperlake: Enable Intel FIVR RFI settingsMaulik V Vaghela
2020-11-09soc/amd/*/smi.h: Move the pm_acpi_smi_cmd_port function declarationArthur Heymans
2020-11-09soc/intel/xeon_sp: Don't add memory resource twiceMarc Jones
2020-11-09soc/intel/xeon_sp: Move set_bios_init_completion()Marc Jones
2020-11-09soc/intel/xeon_sp: Look up the IIO_HOB only onceArthur Heymans
2020-11-09soc/amd/common: add Kconfig help text to pre-family-17h-only blocksFelix Held
2020-11-09soc/intel/jasperlake: Correct GPIO pad sequence for community pad groupMaulik V Vaghela
2020-11-09soc/intel/jasperlake: Update reserved GPIO names in gpio_soc_defs.hMaulik V Vaghela
2020-11-09soc/intel/jasperlake: Add PCH PCIe RPs wake up events to event logTim Wawrzynczak
2020-11-09soc/intel/tigerlake: Add PCH PCIe RPs wake up events to event logTim Wawrzynczak
2020-11-09soc/intel/common/acpi: create pep.asl from lpit.aslMichael Niewöhner
2020-11-09intel/common/pmc: Add functions for IPC mailbox in ACPIDuncan Laurie
2020-11-09soc/intel/tigerlake: Utilize vbt data size Kconfig optionSrinidhi N Kaushik
2020-11-09soc/intel/*/chip: Remove unused devicetree entryPatrick Rudolph
2020-11-09acpi: Call acpi_fill_ssdt() only for enabled devicesKarthikeyan Ramasubramanian
2020-11-09soc/intel/xeon_sp/skx: Reorder soc_util.cMarc Jones
2020-11-07soc/amd/common: Don't program GPIOs if the table isn't setMartin Roth
2020-11-07soc/amd/common/psp: expand CPU family names in Kconfig help textFelix Held
2020-11-07mb/intel: Enable ALC711 Audio codec over SNDW0 linkSridhar Siricilla
2020-11-06sc7180: Correct mmu configuration for AOP SRAM regionsT Michael Turney
2020-11-06soc/amd/picasso: add Raven1 GPU PCI IDFelix Held
2020-11-06soc/amd/picasso/cpu: add Raven1 CPUID to CPU tableFelix Held
2020-11-06soc/amd/picasso: Set vboot hashing block size to 36kMartin Roth
2020-11-06soc/amd/picasso: Up stack size to 40k for vboot hash bufferMartin Roth
2020-11-06soc/intel/xeon_sp/skx: Fix MADT CPU indexesMarc Jones
2020-11-06soc/intel/xeon_sp: Move CPU helper functionsMarc Jones
2020-11-06soc/intel/xeon_sp/cpx: Reorder cpu.c .h includesMarc Jones
2020-11-06amdfwtool: Use shell command to get depend file listZheng Bao
2020-11-06soc/amd/picasso: Update coreboot UPD variable names to include unitsZheng Bao
2020-11-05soc/intel/tigerlake: Disable C1 C-state DemotionRavi Sarawadi
2020-11-05soc/amd/picasso: move MAX_CPUS setting from mainboard to SoC KconfigFelix Held
2020-11-05soc/intel/xeon_sp: Use common cpu/intel romstage entryArthur Heymans
2020-11-04soc/intel/broadwell: Merge `device_nvs.asl` into `globalnvs.asl`Angel Pons
2020-11-04soc/intel/broadwell: Include EC and IRQ links ACPI earlyAngel Pons
2020-11-04soc/intel/broadwell/pch: Use common PCIe ACPI codeAngel Pons
2020-11-04soc/intel/broadwell/pch/acpi: Add PCIe register offsetsAngel Pons
2020-11-04soc/intel/broadwell/gma.c: Align struct with HaswellAngel Pons
2020-11-04soc/intel/broadwell: Use common irqlinks.aslAngel Pons
2020-11-04soc/intel/broadwell/pch/acpi/irqlinks.asl: Add missing IRQsAngel Pons
2020-11-04soc/intel/broadwell: Align ACPI with Haswell/LynxpointAngel Pons
2020-11-04soc/amd/common/psp: move v1-only mailbox commands to separate sectionFelix Held
2020-11-04soc/intel/xeon_sp: Add a smm_region functionArthur Heymans
2020-11-04soc/intel/xeon_sp: Convert to ASL 2.0 syntaxElyes HAOUAS
2020-11-04soc/amd: Change FIRMWARE_LOCATE to FIRMWARE_LOCATIONZheng Bao
2020-11-04soc/intel/skl,acpi/acpigen: convert global CPPC package to local oneMichael Niewöhner
2020-11-04soc/intel/xeon_sp: Pass IIO_RESOURCE_INSTANCE as pointerJacob Garber
2020-11-04soc/intel/xeon_sp/cpx: Align coreboot CAR symbols to FSP-TArthur Heymans
2020-11-03soc/intel/{tgl,jsl}: Enable logging of wake sources for S0ixFurquan Shaikh
2020-11-03soc/intel/broadwell: Relocate PCH ACPI filesAngel Pons
2020-11-03Revert "broadwell: Switch to using common ACPI _SWS code"Angel Pons
2020-11-03soc/intel/xeon_sp/acpi: Fix uncore dsdt for multiple cpusMarc Jones
2020-11-03soc/intel/xeon_sp; Use soc specific stack-port functionMarc Jones