index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
Age
Commit message (
Expand
)
Author
2020-11-09
soc/amd/common: add Kconfig help text to pre-family-17h-only blocks
Felix Held
2020-11-09
soc/intel/jasperlake: Correct GPIO pad sequence for community pad group
Maulik V Vaghela
2020-11-09
soc/intel/jasperlake: Update reserved GPIO names in gpio_soc_defs.h
Maulik V Vaghela
2020-11-09
soc/intel/jasperlake: Add PCH PCIe RPs wake up events to event log
Tim Wawrzynczak
2020-11-09
soc/intel/tigerlake: Add PCH PCIe RPs wake up events to event log
Tim Wawrzynczak
2020-11-09
soc/intel/common/acpi: create pep.asl from lpit.asl
Michael Niewöhner
2020-11-09
intel/common/pmc: Add functions for IPC mailbox in ACPI
Duncan Laurie
2020-11-09
soc/intel/tigerlake: Utilize vbt data size Kconfig option
Srinidhi N Kaushik
2020-11-09
soc/intel/*/chip: Remove unused devicetree entry
Patrick Rudolph
2020-11-09
acpi: Call acpi_fill_ssdt() only for enabled devices
Karthikeyan Ramasubramanian
2020-11-09
soc/intel/xeon_sp/skx: Reorder soc_util.c
Marc Jones
2020-11-07
soc/amd/common: Don't program GPIOs if the table isn't set
Martin Roth
2020-11-07
soc/amd/common/psp: expand CPU family names in Kconfig help text
Felix Held
2020-11-07
mb/intel: Enable ALC711 Audio codec over SNDW0 link
Sridhar Siricilla
2020-11-06
sc7180: Correct mmu configuration for AOP SRAM regions
T Michael Turney
2020-11-06
soc/amd/picasso: add Raven1 GPU PCI ID
Felix Held
2020-11-06
soc/amd/picasso/cpu: add Raven1 CPUID to CPU table
Felix Held
2020-11-06
soc/amd/picasso: Set vboot hashing block size to 36k
Martin Roth
2020-11-06
soc/amd/picasso: Up stack size to 40k for vboot hash buffer
Martin Roth
2020-11-06
soc/intel/xeon_sp/skx: Fix MADT CPU indexes
Marc Jones
2020-11-06
soc/intel/xeon_sp: Move CPU helper functions
Marc Jones
2020-11-06
soc/intel/xeon_sp/cpx: Reorder cpu.c .h includes
Marc Jones
2020-11-06
amdfwtool: Use shell command to get depend file list
Zheng Bao
2020-11-06
soc/amd/picasso: Update coreboot UPD variable names to include units
Zheng Bao
2020-11-05
soc/intel/tigerlake: Disable C1 C-state Demotion
Ravi Sarawadi
2020-11-05
soc/amd/picasso: move MAX_CPUS setting from mainboard to SoC Kconfig
Felix Held
2020-11-05
soc/intel/xeon_sp: Use common cpu/intel romstage entry
Arthur Heymans
2020-11-04
soc/intel/broadwell: Merge `device_nvs.asl` into `globalnvs.asl`
Angel Pons
2020-11-04
soc/intel/broadwell: Include EC and IRQ links ACPI early
Angel Pons
2020-11-04
soc/intel/broadwell/pch: Use common PCIe ACPI code
Angel Pons
2020-11-04
soc/intel/broadwell/pch/acpi: Add PCIe register offsets
Angel Pons
2020-11-04
soc/intel/broadwell/gma.c: Align struct with Haswell
Angel Pons
2020-11-04
soc/intel/broadwell: Use common irqlinks.asl
Angel Pons
2020-11-04
soc/intel/broadwell/pch/acpi/irqlinks.asl: Add missing IRQs
Angel Pons
2020-11-04
soc/intel/broadwell: Align ACPI with Haswell/Lynxpoint
Angel Pons
2020-11-04
soc/amd/common/psp: move v1-only mailbox commands to separate section
Felix Held
2020-11-04
soc/intel/xeon_sp: Add a smm_region function
Arthur Heymans
2020-11-04
soc/intel/xeon_sp: Convert to ASL 2.0 syntax
Elyes HAOUAS
2020-11-04
soc/amd: Change FIRMWARE_LOCATE to FIRMWARE_LOCATION
Zheng Bao
2020-11-04
soc/intel/skl,acpi/acpigen: convert global CPPC package to local one
Michael Niewöhner
2020-11-04
soc/intel/xeon_sp: Pass IIO_RESOURCE_INSTANCE as pointer
Jacob Garber
2020-11-04
soc/intel/xeon_sp/cpx: Align coreboot CAR symbols to FSP-T
Arthur Heymans
2020-11-03
soc/intel/{tgl,jsl}: Enable logging of wake sources for S0ix
Furquan Shaikh
2020-11-03
soc/intel/broadwell: Relocate PCH ACPI files
Angel Pons
2020-11-03
Revert "broadwell: Switch to using common ACPI _SWS code"
Angel Pons
2020-11-03
soc/intel/xeon_sp/acpi: Fix uncore dsdt for multiple cpus
Marc Jones
2020-11-03
soc/intel/xeon_sp; Use soc specific stack-port function
Marc Jones
2020-11-03
soc/intel/common/block/systemagent/memmap.c: Align cached region
Angel Pons
2020-11-03
soc/intel: Select SOC_INTEL_COMMON_BLOCK_CAR as per alphabetical order
Subrata Banik
2020-11-02
soc/amd/picasso: pass verstage timestamps to x86
Kangheui Won
2020-11-02
soc/amd/picasso: add monotonic_timer
Kangheui Won
2020-11-02
sc7180: Fix prefill requirement and correct the fetch start check
Vinod Polimera
2020-11-02
sc7180: Add Modem region in memlayout to avoid modem cleanup in Secboot reboot.
mkurumel
2020-11-02
soc/intel: Use of common reset code block
Subrata Banik
2020-11-02
soc/intel/common: Create common Intel FSP reset code block
Subrata Banik
2020-11-02
soc/intel/denverton_ns: Add PCH_DEVFN_PMC for finding PMC device
Duncan Laurie
2020-11-02
soc/intel/jasperlake: Set the GpioOverride configuration
Ronak Kanabar
2020-11-02
soc/intel/fsp-car: Use the coreboot defined stack
Arthur Heymans
2020-11-02
soc/intel/xeon_sp/bootblock.c: Report the FSP-T output
Arthur Heymans
2020-11-02
drivers/intel/fsp2_0: Add function to report FSP-T output
Arthur Heymans
2020-11-02
soc/intel/common/cse: Add dependency on SOC_INTEL_CSE_LITE_SKU
Furquan Shaikh
2020-11-02
mb, soc/intel: Reorganize CNVi device entries in devicetree
Furquan Shaikh
2020-11-02
soc/intel: Add a driver for CNVi WiFi/BT controllers
Furquan Shaikh
2020-11-02
soc/amd/picasso: Put transfer buffer into common ld file
Martin Roth
2020-10-30
x86: Add a minimal example SoC along with a board
Nico Huber
2020-10-30
soc/intel/xeon_sp: Call common soc_get_num_cpus()
Marc Jones
2020-10-30
soc/intel/xeon_xp: Combine cpx and skx acpi.c
Marc Jones
2020-10-30
soc/intel/xeon_sp/skx/acpi.c: Update with cpx changes
Marc Jones
2020-10-30
soc/intel/tigerlake: Enable TCSS XHCI device and define port aliases
Duncan Laurie
2020-10-30
soc/intel/common/block/usb4: Add TCSS XHCI driver for SSDT generation
Duncan Laurie
2020-10-30
soc/intel/xeon_sp: Move read_msr_ppin() to common util.c
Marc Jones
2020-10-30
soc/intel/xeon_sp: Move common chip.c code
Marc Jones
2020-10-30
soc/intel/xeon_sp/skx: Simplify pci_domain_read_resource
Marc Jones
2020-10-30
soc/intel/xeon_sp/skx: Add resource allocator helpers
Marc Jones
2020-10-30
soc/intel/tigerlake: Replace soc_get_pmc_mux_device with device pointers
Tim Wawrzynczak
2020-10-30
{soc/amd,sb/amd/hudson}: Fix generating the ACPI mcfg
Arthur Heymans
2020-10-30
vc/amd/fsp: Update bl_errorcodes_public.h
Martin Roth
2020-10-30
soc/amd/picasso: Fix the PSP SMI trigger info
Marshall Dawson
2020-10-30
amdfwtool: Take a config file instead of command line parameters
Zheng Bao
2020-10-30
soc/intel/broadwell: Drop reg-script to finalize PCH
Angel Pons
2020-10-30
soc/intel/broadwell: Relocate PCH finalisation code
Angel Pons
2020-10-30
soc/intel/broadwell: Get rid of `cpu_is_ult`
Angel Pons
2020-10-30
soc/intel/broadwell: Inline CPUID helpers
Angel Pons
2020-10-30
soc/intel/broadwell: Move PCH code into pch subdir
Angel Pons
2020-10-30
soc/intel/broadwell: Separate PCH in devicetree
Angel Pons
2020-10-30
Revert "broadwell: update processor power limits configuration"
Angel Pons
2020-10-30
soc/intel/broadwell/cpu.c: Re-add `configure_thermal_target`
Angel Pons
2020-10-29
soc/intel/xeon_sp: Move function debug macros
Marc Jones
2020-10-29
include/device/device.h: Move resource debug macros
Marc Jones
2020-10-29
mb/intel/adlrvp: Add dq_pins_interleaved into 'struct mb_cfg'
Subrata Banik
2020-10-29
soc/mediatek/mt8192: Do dram full calibration
Huayang Duan
2020-10-28
soc/intel: deduplicate ACPI timer emulation
Michael Niewöhner
2020-10-28
soc/amd/picasso/acpi: Include platform.asl
Josie Nordrum
2020-10-28
soc/amd/common/acpi: Create platform.asl to define acpi transitions
Josie Nordrum
2020-10-28
src/soc/intel/xeon_sp: Fill in the cache information in SMBIOS type 7
Morgan Jang
2020-10-28
soc/intel/xeon_sp/cpx: Set SLEEP_BUTTON flag in ACPI FADT
Morgan Jang
2020-10-28
mb/ocp/deltalake: Rename motherboard_fill_fadt()
Jingle Hsu
2020-10-26
soc/amd/picasso/acpi: Convert to ASL 2.0 syntax
Elyes HAOUAS
2020-10-26
Revert "soc/intel/jasperlake: Allow mainboard to override chip configuration"
Karthikeyan Ramasubramanian
2020-10-26
soc/intel/icl: enable common CPU code
Michael Niewöhner
[prev]
[next]