index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
Age
Commit message (
Expand
)
Author
2018-10-04
amd/stoneyridge: Use BIOS_DEBUG to log PM1 and PMxC0 status
Edward Hill
2018-10-04
amd/stoneyridge: Prepare for vboot rebooting system
Marshall Dawson
2018-10-04
src/soc/intel/cannonlake: Fix IA32_PLATFORM_DCA_CAP address
Elyes HAOUAS
2018-10-03
soc/amd/stoneyridge: Add IOMMU support
Marc Jones
2018-10-03
soc/intel/commom/block/i2c: Make I2C controller out of reset
Subrata Banik
2018-10-02
src/soc/intel/broadwell/me.c: Correct HMRFPO misspelling
Angel Pons
2018-10-02
soc/intel/skylake: Fix spelling mistake
Subrata Banik
2018-10-02
soc/intel/skylake: Replace white space with tab
Subrata Banik
2018-10-01
amd/stoneyridge: Add USB ASL for D0/D3cold
Marshall Dawson
2018-10-01
amd/stoneyridge: Add ASL helper for AOAC PwrGood Control
Marshall Dawson
2018-10-01
amd/stoneyridge: Add FCH WAK and PTS methods
Marshall Dawson
2018-10-01
amd/stoneyridge: Add ASL for D-states on AOAC devices
Marshall Dawson
2018-10-01
amd/stoneyridge: Add ACPI MMIO and PCI offsets to ASL
Marshall Dawson
2018-10-01
amd/stoneyridge: Load AOAC and USB gnvs values
Marshall Dawson
2018-10-01
amd/stoneyridge: Add USB settings to gnvs
Marshall Dawson
2018-10-01
amd/stoneyridge: Create gnvs entries for AOAC devices
Marshall Dawson
2018-10-01
soc/intel/fsp_broadwell_de: Fix IA32_MC0_* names
Elyes HAOUAS
2018-09-30
soc/cavium/cn81xx/spi: Add function to return SPI clock
Patrick Rudolph
2018-09-28
amd/stoneyridge: Make gnvs ASL whitespace consistent
Marshall Dawson
2018-09-28
soc/amd/stoneyridge/BiosCallOuts: Remove #include <AmdLib.h>
Richard Spiegel
2018-09-28
soc/intel/cannonlake: Fix ACPI FADT table generation
Duncan Laurie
2018-09-28
soc/intel/cannonlake: Move SkipMpInit config to FSPM
Lijian Zhao
2018-09-28
soc/amd/common/block/pi: Remove references to AmdLib
Richard Spiegel
2018-09-28
soc/intel/cannonlake: Add ACPI entry for LAN
Lijian Zhao
2018-09-28
soc/intel/cannonlake: Update UPD from device switch
Lijian Zhao
2018-09-28
src/*: normalize Google copyright headers
Patrick Georgi
2018-09-26
soc/sifive/fu540: Document #if ENV_ROMSTAGE line
Jonathan Neuschäfer
2018-09-26
soc/sifive/fu540: Remove PLL parameters from sdram.c
Jonathan Neuschäfer
2018-09-26
mb/lowrisc: Remove the Nexys4DDR port
Jonathan Neuschäfer
2018-09-26
soc/intel/common/block: Don't use device_t
Elyes HAOUAS
2018-09-24
amd/common/psp: Remove use of PspBaseLib
Charles Marslett
2018-09-24
soc/amd/stoneyridge/romstage.c: Move STAPM code to SOC specific
Richard Spiegel
2018-09-22
skylake,kabylake: Add support to set eMMC tuning param from dev tree
Pratik Prajapati
2018-09-21
soc/intel/denverton_ns/csme_ie_kt.c: Don't use device_t
Elyes HAOUAS
2018-09-21
soc/intel/braswell/ramstage.c: Add SoC stepping D-1 support
Frans Hendriks
2018-09-21
soc/intel/quark/uart.c: Don't use device_t
Elyes HAOUAS
2018-09-21
soc/intel/skylake: Don't use device_t
Elyes HAOUAS
2018-09-21
soc/broadwell: Don't use device_t
Elyes HAOUAS
2018-09-21
soc/intel/skylake: Include some microcode blobs
Arthur Heymans
2018-09-21
soc/intel/cannonlake: Correct ITSS port id.
praveen hodagatta pranesh
2018-09-20
soc/intel/cannonlake: Remove const for spd_smbus_address
Lijian Zhao
2018-09-20
soc/amd/stoneyridge/romstage.c: Remove obsolete comment
Richard Spiegel
2018-09-20
soc/intel/fsp_broadwell_de: Add fixed VT-d MMIO range to the resources
Werner Zeh
2018-09-20
fsp_broadwell_de: Move DMAR table generation to corresponding VT-d device
Werner Zeh
2018-09-19
amd/stoneyridge: Sync PSP base to MSR
Marshall Dawson
2018-09-18
soc/intel/common/block: Don't use device_t in ramstage
Elyes HAOUAS
2018-09-18
soc/cavium/cn81xx: Don't use device_t in ramstage
Elyes HAOUAS
2018-09-18
cpu/*/car: fix ancient URL explaining XIP range run-time calculation
Stefan Tauner
2018-09-17
mb/google/kahlee/variants/baseboard: Set STAPM percentage
Richard Spiegel
2018-09-17
soc/intel/broadwell: Add PCH_GPIO_PIRQ_INVERT definition
Matt DeVillier
2018-09-15
sifive/hifive-unleashed: enable CBMEM support
Philipp Hug
2018-09-15
soc/sifive: move ram_resource to mainboard
Philipp Hug
2018-09-14
soc/intel/denverton_ns: Enable common block PMC
Julien Viard de Galbert
2018-09-14
soc/sifive/fu540: Implement uart_platform_refclk for UART divisor calculation
Philipp Hug
2018-09-14
soc/sifive/fu540: Initialize SDRAM
Philipp Hug
2018-09-14
soc/sifive/fu540: Switch clock to 1GHz in romstage
Philipp Hug
2018-09-14
soc/sifive/fu540: create ram_resource with actual memory size
Philipp Hug
2018-09-14
arch/riscv: provide a monotonic timer
Philipp Hug
2018-09-14
soc/sifive/fu540: add SiFive supplied header files for SDRAM initialization
Philipp Hug
2018-09-14
complier.h: add __always_inline and use it in code base
Aaron Durbin
2018-09-13
soc/sifive/fu540: Get SDRAM controller out of reset
Philipp Hug
2018-09-13
soc/sifive/fu540: Update clock settings according SiFive bootloader
Philipp Hug
2018-09-13
uart/sifive: make divisor configurable
Philipp Hug
2018-09-13
src/*/intel/: clarify Kconfig options regarding IFD
Stefan Tauner
2018-09-12
soc/sifive/fu540: Initialize PLL and clock
Philipp Hug
2018-09-12
soc/amd/stoneyridge: Fix more GPIO functions
Jonathan Neuschäfer
2018-09-11
amd/stoneyridge: Enable BERT table generation
Marshall Dawson
2018-09-11
amd/stoneyridge: Set BERT region size when no TSEG used
Marshall Dawson
2018-09-11
soc/intel/baytrail: Remove trailing space in log message
Paul Menzel
2018-09-10
soc/sifive: fix compiler warning
Philipp Hug
2018-09-10
soc/sifive/fu540: Makefile: include mtime_init in ramstage
Philipp Hug
2018-09-10
soc/sifive/fu540: Add driver for OTP memory
Philipp Hug
2018-09-10
soc/intel/cannonlake: Correct number of root ports for CNL PCH H
Maulik V Vaghela
2018-09-10
soc/sifive/fu540: add CLINT support
Xiang Wang
2018-09-10
riscv: update mtime initialization
Xiang Wang
2018-09-10
complier.h: add __noreturn and use it in code base
Aaron Durbin
2018-09-10
soc/intel/skylake: Add support for CmdTriStateDis UPD in devicetree
Shaunak Saha
2018-09-07
amd/stoneyridge: Construct ACPI BERT table
Marshall Dawson
2018-09-07
amd/stoneyridge: Construct BERT region from machine check
Marshall Dawson
2018-09-07
amd/stoneyridge: Create an MCA structure
Marshall Dawson
2018-09-07
amd/stoneyridge: Relocate MCA error identification
Marshall Dawson
2018-09-07
amd/stoneyridge: Adjust memory map for reserved
Marshall Dawson
2018-09-07
fsp_broadwell_de: enable spi console
Okash Khawaja
2018-09-06
soc/intel/cannonlake: Fix Coverity Scan report
Lijian Zhao
2018-09-06
mediatek: Refactor memory test code among similar SoCs
Tristan Shieh
2018-09-06
soc/intel/common: Add function to set BILD bit in RTC
Rizwan Qureshi
2018-09-06
chromeos/gnvs: remove function and naming cleanup
Joel Kitching
2018-09-02
riscv: separately define stack locations at different stages
Xiang Wang
2018-08-31
siemens/mc_apl1: Correct the Tx signal from SATA interface
Mario Scheithauer
2018-08-30
soc/intel/cannonlake: Fix comment errors for SMBUS
Lijian Zhao
2018-08-30
soc/amd/stoneyridge/enable_usbdebug.c: Update pci_ehci_dbg_set_port()
Richard Spiegel
2018-08-30
soc/intel/cannonlake: Update PMC base address for CNP H and LP
Maulik V Vaghela
2018-08-28
soc/intel/cannonlake: Change LPDDR4 to MEMCFG
Lijian Zhao
2018-08-28
siemens/mc_apl1: Extend circuit life by clock gating and power gating
Mario Scheithauer
2018-08-27
intel: Use common HPET table revision function
Marc Jones
2018-08-27
update all FADT version 3.0 to use the get tables function
Marc Jones
2018-08-24
soc/intel/apollolake: Make eMMC max speed configurable
Mario Scheithauer
2018-08-24
soc/cn81xx: Add vboot support
Philipp Deppenwiese
2018-08-24
soc/cavium/cn81xx: Don't directly manipulate devicetree data
Patrick Rudolph
2018-08-24
device_tree/fit: Constify data structures
Patrick Rudolph
[next]