summaryrefslogtreecommitdiff
path: root/src/soc
AgeCommit message (Expand)Author
2018-04-25soc/intel/apollolake: Sync FSP PCIE NPK device as per devicetreeShaunak Saha
2018-04-24soc/amd/common/block/pi/amd_late_init.c: Fix illegal memory accessRichard Spiegel
2018-04-24compiler.h: add __weak macroAaron Durbin
2018-04-23drivers/spi: reduce confusion in the APIAaron Durbin
2018-04-23cpu/x86: move NXE and PAT accesses to paging moduleAaron Durbin
2018-04-23soc{broadcom,imgtec,mediatek,qualcomm}: stop using spi_xfer_two_vectorsAaron Durbin
2018-04-20pci: Move inline PCI functions to pci_ops.hPatrick Rudolph
2018-04-20soc/amd/stoneyridge/include/soc/southbridge.c: Rename gpio structureRichard Spiegel
2018-04-20soc/intel/common: Adjust LPC Generic IO setupLijian Zhao
2018-04-19soc/amd/common/block/pi/heapmanager.c: Simplify codeRichard Spiegel
2018-04-19soc/intel/cannonlake: Set DISB after Dram initLijian Zhao
2018-04-19soc/intel/apollolake: fix 'DENSITY' misspellingAaron Durbin
2018-04-19soc/intel/cannonlake: Force LPC IO decode settingsLijian Zhao
2018-04-18soc/amd/stoneyridge/include/soc/gpio.h: Remove vendor code referenceRichard Spiegel
2018-04-17soc/intel/apollolake: Implement _PS0/_PS3 methods for PCIe root portsVenkateswarlu Vinjamuri
2018-04-17soc/intel/apollolake: Configure PCIe root port #3 for GLK WiFiVenkateswarlu Vinjamuri
2018-04-17soc/intel/apollolake: Configure PCIe root port #1 for APL WiFiVenkateswarlu Vinjamuri
2018-04-17soc/intel/skylake: check DPTF_TSR0_ACTIVE_AC* in _ACx methodsFrank Wu
2018-04-16soc/amd/stoneyridge/northbridge.c: Fix bit definitionsRichard Spiegel
2018-04-16soc/amd/stoneyridge/lpc.c: Fix bit definitionsRichard Spiegel
2018-04-16soc/intel/skylake: Hook up libgfxinitNico Huber
2018-04-16intel/fsp_broadwell_de: Set FSP serial speed to match coreboot'sDavid Hendricks
2018-04-16soc/intel/apollolake: Fix CPU address bitsHannah Williams
2018-04-16soc/intel/apollolake: update cache options for glkAaron Durbin
2018-04-16intel/fsp_broadwell_de: Remove buggy code for SMBus clock gatingWerner Zeh
2018-04-13soc/amd/stoneyridge: add a romstage hook for mainboardsMartin Roth
2018-04-12include/memory_info.h: Change serial number field from 5 bytes to 4Raul E Rangel
2018-04-11soc/amd: Fix generating SMBIOS Type 17Raul E Rangel
2018-04-11src/amd/stoneyridge: Fix a typo (EDGEL_TRIG -> EDGE_TRIG)Jonathan Neuschäfer
2018-04-11amd/stoneyridge: Reorder temp mtrr for flashMarshall Dawson
2018-04-11soc/intel/common/block/cpu: Fix cpu_get_power_maxMario Scheithauer
2018-04-11soc/intel/common/block/gspi: Set Clock Update Bit for clock updates.Shamile Khan
2018-04-11Correct "MTTR" to "MTRR"Jonathan Neuschäfer
2018-04-11soc/intel: Remove superfluous pointers variablesArthur Heymans
2018-04-11soc/intel/common: Configure all possible GFX DSM memory reserve rangeSubrata Banik
2018-04-10soc/intel/apollolake: fix SPI input clock speedAaron Durbin
2018-04-10soc/intel/cannonlake: Set Cannonlake I2C clockLijian Zhao
2018-04-10soc/intel/common: prepare for lpss clock splitAaron Durbin
2018-04-10soc/amd/stoneyridege: Create AP jump structureRichard Spiegel
2018-04-10soc/amd: Add "halt this AP" callback to romstageRichard Spiegel
2018-04-09soc/intel/apollolake: Fix GPIO group to GPE mapping for GLKHannah Williams
2018-04-09soc/intel/apollolake: enable MONITOR/MWAIT for GLKCole Nelson
2018-04-09soc/intel/common: Add funtion to modify PAT & NXE bitNaresh G Solanki
2018-04-09amd/stoneyridge: Add GNB IOAPIC initMarc Jones
2018-04-09soc/intel/{apl,glk}: Move flush_l1d_to_l2 function to common locationNaresh G Solanki
2018-04-06fsp_broadwell_de: Provide valid address and size for DCACHE rangeWerner Zeh
2018-04-06fsp_broadwell_de: Provide valid ACPI path names for domain and LPCWerner Zeh
2018-04-06amd/common/block/pi: Make agesa_heap_base() staticMarshall Dawson
2018-04-06amd/stoneyridge: Use defined value for SPI flash MTRRMarshall Dawson
2018-04-05soc/intel/cannonlake: Add VT-d and VMX programmingLijian Zhao
2018-04-05soc/intel/cannonlake: Clear EMMC timeout when boot source is not EMMCBora Guvendik
2018-04-05mb/amd/gardenia/gpio.c: Convert GPIO to new formatRichard Spiegel
2018-04-05soc/qualcomm/sdm845: Add MMU supportT Michael Turney
2018-04-05soc/qualcomm/sdm845: remove hole in memlayout.ldT Michael Turney
2018-04-05soc/intel/skylake: Generate ACPI DMAR tableNico Huber
2018-04-05soc/intel/skylake: Enable VT-d and X2APICNico Huber
2018-04-03spi: Add helper functions for bit-bangingJulius Werner
2018-04-03rockchip: Add gpio_set() functionJulius Werner
2018-04-02src/soc/stoneyridge: Add a check for CMOS failureMartin Roth
2018-03-30soc/intel/skylake: Save/restore GMA OpRegion addressMatt DeVillier
2018-03-30soc/intel/braswell: Save/restore GMA OpRegion addressMatt DeVillier
2018-03-30soc/intel/common/opregion: Get rid of opregion.cPatrick Rudolph
2018-03-30soc/intel/skylake: Protect me_progress_rom_values array boundaryKane Chen
2018-03-28soc/intel/skylake: Limit xDCI feature when VBOOT is enabledDuncan Laurie
2018-03-28soc/intel/common/block: add VMX supportMatt DeVillier
2018-03-28soc/intel/cannonlake: Limit xDCI feature when VBOOT is enabledDuncan Laurie
2018-03-28soc/intel/apollolake: Limit xDCI feature when VBOOT is enabledDuncan Laurie
2018-03-28soc/intel/common: Add function to check if xDCI is allowedDuncan Laurie
2018-03-28soc/intel/skylake: enable VMX supportMatt DeVillier
2018-03-27soc/intel/skylake: Add NHLT config for max98373 codecDuncan Laurie
2018-03-27soc/intel/skylake: Do a heci_reset before reading ME firmware versionFurquan Shaikh
2018-03-26soc/qualcomm/sdm845: Support for new SoCT Michael Turney
2018-03-26soc/intel: Add KBL-S MCH and some KBL PCH supportGaggery Tsai
2018-03-26soc/skylake/cpu: Fix Intel SpeedStep enable/disableMatt DeVillier
2018-03-23soc/amd: Print dimm_info and TYPE17_DMI_INFO to help debug incorrect valuesRaul E Rangel
2018-03-23soc/intel/cannonlake: Enable low power S0 Idle capabilityVaibhav Shankar
2018-03-23soc/intel/apollolake: Bypass FSP's deassertion of PERST# signal.Shamile Khan
2018-03-22amd/stoneyridge: Add PM1 wake status to boot logMarshall Dawson
2018-03-22soc/intel/skylake: Define IFD_CHIPSETFurquan Shaikh
2018-03-20soc/intel/apollolake: Add support for GSPIRavi Sarawadi
2018-03-19soc/intel/apollolake: Add PCIe de-emphasis enable configuration.Shamile Khan
2018-03-19soc/amd/stoneyridge/southbridge.c: Remove configure_stoneyridge_uartRichard Spiegel
2018-03-17soc/amd/stoneyridge: Call sb_spibase() earlyGarrett Kirkendall
2018-03-17soc/intel/apollolake: handle different memory profiles for apl and glkAaron Durbin
2018-03-16soc/amd/stoneyridge: Create a HALT_THIS_AP calloutRichard Spiegel
2018-03-16soc/amd/stoneyridge/southbridge.c: Create AOAC initialization codeRichard Spiegel
2018-03-16soc/intel/apollolake: Add config option for enabling hotplugFurquan Shaikh
2018-03-16soc/intel/apollolake and mainboards: Use pcie_rp_clkreq_pin arrayFurquan Shaikh
2018-03-15soc/amd/stoneyridge: Call sb_acpi_mmio_decode()Garrett Kirkendall
2018-03-15soc/intel/broadwell: add support for Intel GMA OpRegionMatt DeVillier
2018-03-14soc/intel/cannonlake: Disable RTC write protectCaveh Jalali
2018-03-14soc/intel/cannonlake: Add SaGv value definitionLijian Zhao
2018-03-14soc/amd/stoneyridge: Configure FCH for TPMGarrett Kirkendall
2018-03-14soc/intel/baytrail: add support for Intel GMA OpRegionMatt DeVillier
2018-03-09soc/intel/skylake: Move PCR DMI programming into bootblockSubrata Banik
2018-03-09soc/intel/common: Enable decoding of the COMB range to LPC based on KconfigSubrata Banik
2018-03-09soc/amd/stoneyridge: Add function to enable I2C host controllersGarrett Kirkendall
2018-03-09soc/amd/stoneyridge: Add ACPI MMIO enable functionGarrett Kirkendall
2018-03-09soc/intel/denverton_ns: Update UART legacy mode to keep FSP tracesJulien Viard de Galbert
2018-03-08soc/intel/common/block/gspi: set cs polarity before usingNick Vaccaro