summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/qcs405
AgeCommit message (Expand)Author
2019-11-03arch/arm64: Pass cbmem_top to ramstage via calling argumentArthur Heymans
2019-11-01lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans
2019-10-21src/{device,drivers,mb,nb,soc,sb}: Remove unused 'include <console/console.h>'Elyes HAOUAS
2019-10-20src: Remove unused 'include <string.h>'Elyes HAOUAS
2019-10-09soc/qualcomm: Remove default ops to generate bootblock.binArthur Heymans
2019-09-19cpu,mb,soc: Init missing lb_serial struct fieldsJacob Garber
2019-08-20arch/non-x86: Remove use of __PRE_RAM__Kyösti Mälkki
2019-07-29soc/qualcomm/qcs405: Handle invalid QUP and BLSPJacob Garber
2019-07-15src: Use '#include <timestamp.h>' when neededElyes HAOUAS
2019-07-13soc/qualcomm: Remove unneeded '#include <lib.h>'Elyes HAOUAS
2019-07-09arch/non-x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki
2019-07-03vboot: Use CONFIG_VBOOT_MIGRATE_WORKING_DATA on all platformsJulius Werner
2019-06-12qcom: Add i2c driverPrudhvi Yarlagadda
2019-06-06qcs405: Enable VBOOT_MIGRATE_WORKING_DATANitheesh Sekar
2019-06-05coreboot: Add i2c clock API for qcs405Taniya Das
2019-06-04qcs405: Add SPI driver supportPrudhvi Yarlagadda
2019-06-04qcs405: Add UART supportPrudhvi Yarlagadda
2019-04-23soc/qualcomm/qcs405: add console.h includePatrick Georgi
2019-04-23qcs405: Add support of GPIO IRQ APIsTaniya Das
2019-04-23qcs405: clock: Update SPI APITaniya Das
2019-04-23src: Use include <console/console.h> when appropriateElyes HAOUAS
2019-04-09src: Fix remaining #include <timer.h>Nico Huber
2019-03-28qcs405: Add support for USB host modeVijayavardhan Vennapusa
2019-03-26qcs405: clock: Adding the clock support for qcs405Pranav Agrawal
2019-03-26qcs405: Add GPIO APINitheesh Sekar
2019-03-21vboot: standardize on working data sizeJoel Kitching
2019-03-18qcs405: Add DRAM resourcesNitheesh Sekar
2019-03-18qcs405: Add Timer supportNitheesh Sekar
2019-03-18soc/qualcomm/qcs405: Add MMU supportNitheesh Sekar
2019-03-18soc/qualcomm/qcs405: Support for new SoCNitheesh Sekar