index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
nvidia
/
tegra132
/
clock.c
Age
Commit message (
Expand
)
Author
2015-04-10
tegra132: Add routine to enable all audio periphs under AHUB
Tom Warren
2015-04-08
tegra132: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-03-28
tegra132/rush/ryu: Use CLK_RST_REG instead of &clk_rst->...
Furquan Shaikh
2015-03-28
tegra132: Clean up clock register writes
Furquan Shaikh
2015-03-27
tegra132: Fix clock apis
Furquan Shaikh
2015-03-27
tegra132: return actual plld frequency
Aaron Durbin
2015-03-27
tegra132: separate/refactor clock enable/reset code
Tom Warren
2015-03-26
t132: Implement clock initialization api for functional units
Furquan Shaikh
2015-03-17
Tegra132: Configure CPU clock
Jimmy Zhang
2015-03-13
coreboot t132: Remove empty function cpu0_config_and_reset
Furquan Shaikh
2015-03-04
coreboot t132: Remove init pllx for now
Furquan Shaikh
2015-03-03
coreboot t132: Add clock.c to all three stages of coreboot
Furquan Shaikh
2015-03-02
coreboot arm: Define function for setting cntfrq register
Furquan Shaikh
2015-03-02
tegra132: Enable bootblock support in tegra132 including UART support
Furquan Shaikh