index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
nvidia
/
tegra132
/
ccplex.c
Age
Commit message (
Expand
)
Author
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-07
cbfs: add struct cbfsf
Aaron Durbin
2015-06-02
cbfs: new API and better program loading
Aaron Durbin
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-21
arm(64): Globally replace writel(v, a) with write32(a, v)
Julius Werner
2015-04-21
arm(64): Replace write32() and friends with writel()
Julius Werner
2015-04-13
t132: add RAM repair to cluster 1
Yen Lin
2015-04-08
tegra132: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-03-28
tegra132: measure romstage timings
Aaron Durbin
2015-03-28
tegra132/rush/ryu: Use CLK_RST_REG instead of &clk_rst->...
Furquan Shaikh
2015-03-28
tegra132: Clean up clock register writes
Furquan Shaikh
2015-03-27
tegra132: refactor cpu startup code
Aaron Durbin
2015-03-21
tegra132: convert to stopwatch API
Aaron Durbin
2015-03-05
t132: bring up 64-bit denver core
Aaron Durbin
2015-03-04
t132: kick off core complex after loading MTS microcode
Aaron Durbin
2015-03-04
t132: load MTS microcode
Aaron Durbin